

280Mb/s Bi-directional Level Translator for Push-Pull Applications


Features

- 0.85V to 2.7V on A Port and 1.35V to 3.6V on B
- VCCA may be greater than, equal to, or less than VCCB
- High-Speed with 280 Mb/s Guaranteed Date Rate
- 30 pF Capacitive Drive Capability
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Power-Up Sequencing
- Power-Off Protection
- Package: UDFN1.2x1.6-8L

Applications

- Mobile Phones, PDAs
- Other Portable Devices

Pin Configuration



Description

The PI4ULS3V502 is a 2-bit configurable dualsupply autosensing bidirectional level translator that does not require a direction control pin. The B and A ports are designed to track two different power supply rails, VCCB and VCCA respectively.

The PI4ULS3V502 offers the feature that the values of the VCCB and VCCA supplies are independent. Design flexibility is maximized because VCCA can be set to a value either greater than or less than the VCCB supply.

The PI4ULS3V502 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the PI4ULS3V502 is that each An and Bn channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current.

PI4ULS3V502 is 2 kV System-Level ESD Capable.

Pin Description

Pin	Pin	Type	Description
No.	Name		_
1	V_{CCA}	Power	A-port supply voltage. $0.85V \le V_{CCA} \le 2.7V$
2	A1	I/O	Input/output A. Referenced to V _{CCA} .
3	A2	I/O	Input/output A. Referenced to V _{CCA} .
4	GND	GND	Ground.
5	EN	Input	Output enable (active High). Pull EN low to place all outputs in 3-state mode.
6	B2	I/O	Input/output B. Referenced to V _{CCB}
7	B1	I/O	Input/output B. Referenced to V _{CCB}
8	V_{CCB}	Power	B-port supply voltage. 1.35 V \leq V _{CCB} \leq 3.6V



Block Diagram




Figure 1: Block Diagram

Maximum Ratings

Storage Temperature	65°C to +150°C
DC Supply Voltage port B	0.5V to +4.6V
DC Supply Voltage port A	0.5V to+3.6V
Vi(A) referenced DC Input / Output Voltage	0.5V to +3.6V
Vi(B) referenced DC Input / Output Voltage	0.5V to+4.6V
Enable Control Pin DC Input Voltage	
DC Input Diode Current(V _I <gnd)< td=""><td>50mA</td></gnd)<>	50mA
DC Output Diode Current(Vo <gnd)< td=""><td>50mA</td></gnd)<>	50mA
DC Supply Current through V _{CCB}	±100mA
DC Supply Current through V_{CCA}	±100mA
DC Ground Current through Ground Pin	±100mA

Note

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended operation conditions

Symbol	Par	Min	Тур	Max	Unit	
V_{CCA}	A-side Positive DC Supply Volta	A-side Positive DC Supply Voltage			2.7	V
V_{CCB}	B-side Positive DC Supply Voltage			-	3.6	V
$V_{\rm I}$	Enable Control Pin Voltage		GND	-	2.7	V
V _{IO} B	D. Jan 4/O to 4 Die Welter	I/O A	GND	-	2.7	V
	Bus Input/Output Pin Voltage	I/O B	GND	-	3.6	V
T_A	Operating Temperature Range	-40	-	+85	\mathcal{C}	
At/Av	Input Transition Rise or Rate, V_I , V_{IO} from 30% to 70% of V_{CC} ; V_{CC} = 3.3 V ± 0.3 V		0	-	10	ns

2014-01-0006 PT0475-1 02/18/14 2



DC Electrical Characteristics

a	Parameter	Test Conditions*1	V _{CCB} *2 (V)	V _{CCA} *3 (V)	-40 °C to +85 °C			TI!4
Sym					Min	Typ*4	Max	Unit
V_{IHB}	B port Input HIGH Voltage	-	1.35-3.6	0.85-2.7	2/3*V _{CCB}	-	-	V
V	D I I I OW	-	1.35-3.6	0.85-2.7	-	-	1/3* V _{CCB}	V
V _{IHA}	A port Input HIGH Voltage	-	1.35-3.6	0.85-2.7	2/3*V _{CCA}	-	-	V
	A port Input LOW Voltage	-	1.35-3.6	0.85-2.7	-	-	1/3 * V _{CCA}	V
V	Control Pin Input HIGH Voltage	$T_A = +25 ^{\circ}\text{C}$	1.35-3.6	0.85-2.7	2/3*V _{CCA}	-	-	V
	Control Pin Input LOW Voltage	$T_A = +25 ^{\circ}\text{C}$	1.35-3.6	0.85-2.7	-	-	1/3 * V _{CCA}	V
V _{OHB}	B port Output HIGH Voltage	B port source current = $20 \mu\text{A}$	1.35-3.6	0.85-2.7	0.9*V _{CCB}	-	-	V
	B port Output LOW Voltage	B port sink current = 20 μA	1.35-3.6	0.85-2.7	-	-	0.2	V
	A port Output HIGH Voltage	A port source current= 20 μA	1.35-3.6	0.85-2.7	0.9*V _{CCA}	-	-	V
	A port Output LOW Voltage	A port sink current = 20 μA	1.35-3.6	0.85-2.7	-	-	0.2	V
I_{QVB}	V _{CCB} Supply Current	$EN = V_{CCA}, I_O = 0A,$ (I/O_B= 0V or V _{CCB} , I/O_A= float) or	1.35-3.6	0.85-2.7	-	-	1.5	μΑ
\boldsymbol{I}_{QVA}	V _{CCA} Supply Current	$(I/O_B = \text{float}, I/O_A = 0V \text{ or } V_{CCA})$	1.35-3.6	0.85-2.7	-	-	1	μΑ
	B port Tristate Output Mode Supply Current	$T_A=+25$ °C, EN=0V	1.35-3.6	0.85-2.7	-	-	1.5	μΑ
I _{TS-A}	A port Tristate Output Mode Supply Current	($I/O_B = 0V$ or V_{CCB} , $I/O_A = float$) or ($I/O_B = float$, $I/O_A = 0V$ or V_{CCA})	1.35-3.6	0.85-2.7	-	-	0.5	μΑ
	I/O Tristate Output Mode Leakage Current	$T_A = +25 \text{ C}, EN = 0V$	1.35-3.6	0.85-2.7	-	-	±1	μА
I_{I}	Control Pin Input Current	T _A = +25 ℃	1.35-3.6	0.85-2.7	-	-	±1	μА
		I/O_B = 0 to 3.6V, I/O_A = 0 to 2.5V	0	0	-	-	2	
I_{OFF}	Power Off Leakage Current		1.35-3.6	0	-	-	2	μΑ
			0	0.85-2.7	-	-	2	

Note:

- 1. Normal test conditions are $V_I = 0$ V, $C_{IOB} \le 15$ pF and $C_{IOA} \le 15$ pF, unless otherwise specified.
- $2.V_{CCB}$ is the supply voltage associated with the I/O B port, and B ranges from +1.35V to 3.6V under normal operating conditions.
- 3.V_{CCA} is the supply voltage associated with the I/O A port, and A ranges from +0.85V to 2.7V under normal operating conditions.
- 4. Typical values are for V_{CCB} = +2.8V, V_{CCA} = +1.8V and T_A = +25 °C. All units are production tested at T_A = +25 °C. Limits over the operating temperature range are guaranteed by design.

2014-01-0006 PT0475-1 02/18/14

for Push-Pull Applications




AC Electrical characteristics

iming Char			,t. 0	* 2	-40 °C to +85 °C			
Symbol	Parameter	Test Conditions*1	$\mathbf{V}_{\mathrm{CCB}}\left(\mathbf{V}\right)^{*2}$	$V_{CCA}(V)^{*3}$	- 4		Max	Unit
		~	1.35 - 3.6	0.85 - 2.7	-	1.4	8.5	
t_{R-B}	I/O B Rise Time	$C_{IOB} = 15 \text{ pF}$	2.5 - 3.6	1.8 - 2.7	-	1.4	3.5	ns
	7/0 D E 11 E	G 45 F	1.35 - 3.6	0.85 - 2.7	-	1.2	8.5	ns
t_{F-B}	I/O B Fall Time	$C_{IOB} = 15 \text{ pF}$	2.5 - 3.6	1.8 - 2.7	-	1.2	3.5	
,	I/O A D' TE'	C 15 F	1.35 - 3.6	0.85 - 2.7	-	1.3	8.5	
t_{R-A}	I/O A Rise Time	$C_{IOA} = 15 pF$	2.5 - 3.6	1.8 - 2.7	-	1.3	3.5	ns
4	I/O A Fall Time	C 15E	1.35 - 3.6	0.85 - 2.7	-	1.6	8.5	
t_{F-A}	I/O A Fall Time	$C_{IOA} = 15 pF$	2.5 - 3.6	1.8 - 2.7	-	1.6	3.5	ns
Z_{OB}	I/O B One–Shot Output Impedance	*5	1.5 2.5 3.6	0.9 - 2.5	-	37 20 15	- - -	Ω
Z_{OA}	I/O A One-Shot Out- put Impedance	*5	1.5 – 3.3	1.5 1.8 3.6	-	52 17 15	- - -	Ω
			1.35 - 3.6	0.85 - 2.7	_	-	35	
	Propagation Delay	$C_{IOB} = 15 \text{ pF}$	2.5 - 3.6	1.8 - 2.7	_	_	10	
t _{PD_A-B}	(Driving I/O B)		1.35 - 3.6	0.85 - 2.7	_	-	35	ns
		$C_{IOB} = 30 \text{ pF}$	2.5 - 3.6	1.8 - 2.7	-	-	10	
		G 47 F	1.35 - 3.6	0.85 - 2.7	-	-	35	ns
t _{PD_B-A}	Propagation Delay (Driving I/O AL)	$C_{IOA} = 15 \text{ pF}$	2.5 - 3.6	1.8 - 2.7	-	-	10	
		$C_{IOA} = 30 \text{ pF}$	1.35 - 3.6	0.85 - 2.7	-	-	35	
			2.5 - 3.6	1.8 - 2.7	-	-	10	
t _{SK}	Channel-to-Channel Skew	$C_{IOB} = 15 \text{ pF}, C_{IOA} = 15 \text{ pF}^{*5}$	1.35 - 3.6	0.85 - 2.7	-	-	0.15	ns
$t_{EN-B}(t_{PZH})$		$C_{IOR} = 15 pF, I/O_A = V_{CCA}$	1.35 - 3.6	0.85 - 2.7	-	240	400	ns
EN-B (PZH)	I/O_B Output Enable	Clob 13p1, 17 CLA	2.5 - 3.6	1.8 - 2.7	-	-	160	ns
$t_{EN-B}(t_{PZL})$	Time	$C_{IOB} = 15pF, I/O_A = 0V$	1.35 - 3.6	0.85 - 2.7	-	80	150	ns
EN-B (AbZL)		Clob 1641, 2 5 = 11 0 +	2.5 - 3.6	1.8 - 2.7	-	-	130	ns
$t_{\text{EN-A}}(t_{\text{PZH}})$		$C_{IOA} = 15pF, I/O_B = V_{CCB}$	1.35 - 3.6	0.85 - 2.7	-	130	250	ns
EN-A (CPZH)	I/O_A Output Eliable	Cloa 15 pr , 1 5 _ 2 · CCB	2.5 - 3.6	1.8 - 2.7	-	-	160	ns
$t_{\text{EN-A}}(t_{\text{PZL}})$	Time	$C_{IOA} = 15pF$, $I/O_B = 0V$	1.35 - 3.6	0.85 - 2.7	-	100	200	ns
EN-A (-PZL)		IOA I / -	2.5 - 3.6	1.8 - 2.7	-	-	130	ns
$t_{DIS_{-R}}(t_{DUZ})$	I/O_B Output Disable	$C_{IOB} = 15 pF$, $I/O_A = V_{CCA}$	1.35 - 3.6	0.85 - 2.7	-	-	210	ns
DIS-B (*FHZ)	Time	ion i / = cen	2.5 - 3.6	1.8 - 2.7	-	-	210	ns
$t_{DIS-B}(t_{PLZ})$		$C_{IOB} = 15pF, I/O_A = 0V$	1.35 - 3.6	0.85 - 2.7	-	-	175	ns
DIO D (TEZ)		- IOB - I 7	2.5 - 3.6	1.8 - 2.7	-	-	175	ns
$t_{DIS-A}(t_{PHZ})$	}	$C_{IOA} = 15pF$, $I/O_B = V_{CCB}$	1.35 - 3.6	0.85 - 2.7	-	-	210	ns
	I/O_A Output Disable Time	out Disable	2.5 - 3.6	1.8 - 2.7	-	-	210	ns
$t_{DIS-A}(t_{PLZ})$			1.35 - 3.6	0.85 - 2.7	-	-	175	ns
		-	2.5 - 3.6	1.8 - 2.7	122	-	175	ns
		$C_{IO} = 15pF$	1.35 - 3.6	0.85 - 2.7	133	-	-	mbps
MDR	Maximum Data Rate	-	2.5 - 3.6	1.8 - 2.7	280	-	-	mbps
1		$C_{IO} = 30pF$	1.35 - 3.6	0.85 - 2.7	80	-	-	mbps
		10 1	2.5 - 3.6	1.8 - 2.7	200	_	-	mbps

Notes:

- 1. Normal test conditions are V_I = 0 V, $C_{IOB} \le 15$ pF and $C_{IOA} \le 15$ pF, unless otherwise specified.
- 2. V_{CCB} is the supply voltage associated with the I/O B port, and B ranges from +1.35 V to 3.6V under normal operating conditions.
- 3. V_{CCA} is the supply voltage associated with the I/O A port, and A ranges from +0.85 V to 2.7V under normal operating conditions.





- 4. Typical values are for B = +2.8 V, A = +1.8 V and $T_A = +25$ °C. All units are production tested at $T_A = +25$ °C. Limits over the operating temperature range are guaranteed by design.
- 5. Guaranteed by design.

Power Consumption (T_A =25 °C)

Symbol*1	Parameter	Test Conditions	$V_{CCB}(V)^{*2}$	$V_{CCA}(V)^{*3}$	Typ*4	Unit
C _{PD_VCCA}	$A = Input port, \\ B = Output \\ Port$	$C_{Load} = 0$, $f = 1MHz$, $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
	$B = Input \ port, \\ A = Output \\ Port$	$C_{Load} = 0$, $f = 1MHz$, $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
C	A = Input port, B = Output Port	$C_{Load} = 0$, $f = 1MHz$, $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
C _{PD_VCCB}	$B = Input \ port, \\ A = Output \\ Port$	$C_{Load} = 0$, $f = 1MHz$, $EN = V_{CCA}$ (outputs enabled)	1.35 - 3.6	0.85 - 2.7	40	pF
G	A = Input port, B = Output Port	$C_{Load} = 0$, $f = 1MHz$, EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF
C _{PD_VCCA}	$B = Input \ port, \\ A = Output \\ Port$	$C_{Load} = 0$, $f = 1MHz$, EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF
C _{PD_VCCB}	$A = Input port, \\ B = Output \\ Port$	$C_{Load} = 0$, $f = 1MHz$, EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF
	$B = Input \ port, \\ A = Output \\ Port$	$C_{Load} = 0$, $f = 1MHz$, EN = GND (outputs disabled)	1.35 - 3.6	0.85 - 2.7	1	pF


Notes:

- 1. C_{PD_VCCA} and C_{PD_VCCB} are defined as the value of the IC's equivalent capacitance from which the operating current can be calculated for the A and B power supplies, respectively. $I_{CC} = I_{CC}$ (dynamic) + I_{CC} (static) $\approx I_{CC}$ (operating) \approx CPD x VCC x f_{IN} x N_{SW} where $I_{CC} = I_{CC_VCCB} + I_{CC_VCCA}$ and NSW = total number of outputs switching.
- 2. V_{CCB} is the supply voltage associated with the I/O B port, and V_{CCB} ranges from +1.35V to 3.6V under normal operating conditions.
- 3. V_{CCA} is the supply voltage associated with the I/O A port, and V_{CCA} ranges from +0.8 V to 2.7V under normal operating conditions.
- 4. Typical values are at $T_A = +25 \, \text{C}$.

PT0475-1 2014-01-0006 02/18/14 5



Test Circuits






Figure 2. Driving A Test Circuit

Figure 3. Driving B Test Circuit





Figure 4. Definition of Timing Specification Parameters



Test	Switch
t _{PZH} , t _{PHZ}	Open
t _{PZL} , t _{PLZ}	2 x V*

 C_L = 15 pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 50 k Ω or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω) $V^* = V_{AO}$ or V_B for A or B measurements, respectively.

Figure 5. Test Circuit for Enable/Disable Time Measurement

2014-01-0006 PT0475-1 02/18/14 6






Figure 6. Timing Definitions for Propagation Delays and Enable/Disable Measurement

Typical Applications




Figure 7. Typical Application Circuit




Figure 8. Application Example for A < B




Figure 9 Application Example for A > B

2014-01-0006 PT0475-1 02/18/14 7





280Mb/s Bi-directional Level Translator for Push-Pull Applications

Functional Description

The PI4ULS3V502 is a 2-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The B and A ports are designed to track two different power supply rails, VCCB and VCCA respectively.

The PI4ULS3V502 offers the feature that the values of the VCCB and VCCA supplies are independent. Design flexibility is maximized because VCCA can be set to a value either greater than or less than the VCCB supply.

The PI4ULS3V502 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the PI4ULS3V502 is that each An and Bn channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current.

Application Information

Level Translator Architecture

The PI4ULS3V502 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages, V_{CCA} and VCCB, which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O VCCA to the I/O VCCB ports, input signals referenced to the VCCA supply are translated to output signals with a logic level matched to VCCB. In a similar manner, the I/O VCCB to I/O VCCA translation shifts input signals with a logic level compatible to VCCB to an output signal matched to VCCA. The PI4ULS3V502 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

Input Driver Requirements

Auto-sense translators such as the PI4ULS3V502 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 3mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage. Enable Input (EN) The PI4ULS3V502 translator has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O VCCB and I/O VCCA pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the VCCA supply and has Over-Voltage Tolerant (OVT) protection.

Uni-Directional versus Bi-Directional Translation

The PI4ULS3V502 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

Power Supply Guidelines


The values of the VCCA and VCCB supplies can be set to anywhere in range 0.85-2.7V and 1.35-3.6V. Design flexibility is maximized because VCCA may be either greater than or less than the VCCB supply. In contrast, the majority of the competitive auto sense translators have a restriction that the value of the VCCA supply must be equal to less than (VCCB - 0.4) V. The sequencing of the power supplies will not damage the device during power-up operation. In addition, the I/O VCCB and I/O VCCA pins are in the high impedance state if either supply voltage is equal to 0V. For optimal performance, 0.01 to 0.1µ F decoupling capacitors should be used on the VCCA and VCCB power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces. The PI4ULS3V502 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off (VCCA or VCCB = 0V). This feature causes all of the I/O pins to be in the power saving high impedance state.

2014-01-0006 PT0475-1 02/18/14 8



Mechanical Information

UDFN1.2x1.6-8L



Ordering Information

Part No.	Package Code	Package		
PI4ULS3V502XVE	XV	Lead free and Green 8-pin UDFN1.2x1.6		

Note:

- E = Pb-free and Green
- Adding X Suffix= Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom.