



austriamicrosystems AG

is now

ams AG

The technical content of this austriamicrosystems datasheet is still valid.

Contact information:

Headquarters:

ams AG
Tobelbaderstrasse 30
8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0

e-Mail: ams_sales@ams.com



Please visit our website at www.ams.com



AS1106, AS1107 8-Digit LED Display Drivers

1 General Description

The AS1106 and the AS1107 are compact display drivers for 7segment numeric displays of up to 8 digits. The devices can be programmed via SPI, QSPI, and Microwire as well as a conventional 4-wire serial interface.

The devices include an integrated BCD code-B/HEX decoder, multiplex scan circuitry, segment and display drivers, and a 64-bit memory. Internal memory stores the LED settings, eliminating the need for continuous device reprogramming.

Every segment can be individually addressed and updated separately. Only one external resistor (RSET) is required to set the current through the LED display. LED brightness can be controlled by analog or digital means. The devices can be programmed to use the internal code-B/HEX decoder to display numeric digits or to directly address each segment.

The AS1106 and the AS1107 feature an extremely low shutdown current of typically 3µA, and an operational current of less than 500µA. The number of digits can be programmed, the devices can be reset by software, and an external clock is also supported. Additionally, segment blinking can be synchronized across multiple drivers.

Several test modes are available for easy application debugging. The devices are available in PDIP 24-pin and SOIC 24-pin packages.


Figure 1. AS1106, AS1107 - Typical Application Diagram

Key Features

- 10MHz SPI-, QSPI-, Microwire-Compatible Serial I/O
- Individual LED Segment Control
- Segment Blinking Control (can be synchronized across multiple drivers)
- Hexadecimal- or BCD-Code/No-Decode Digit Selection
- 3µA Low-Power Shutdown Current (typ; data retained)
- Extremely Low Operating Current 0.5mA in Open-Loop
- Digital and Analog Brightness Control
- Display Blanked on Power-Up
- Drive Common-Cathode LED Displays
- Low-EMI Low Slew-Rate Limited Segment Drivers (AS1107)
- Supply Voltage Range: 2.7 to 5.5V
- Software Reset
- Optional External Clock
- Packages:
 - PDIP 24-pin
 - SOIC 24-pin

3 Applications


The AS1106 and AS1107 are ideal for bar-graph displays, instrument-panel meters, LED matrix displays, dot matrix displays, set-top boxes, white goods, professional audio equipment, medical equipment, industrial controllers and panel meters.





4 Pin Assignments

Figure 2. DIP and SO Pin Assignments (Top View)



4.1 Pin Descriptions

Table 1. Pin Descriptions

Table 1. Fill Descrip	hioris	
Pin Number	Pin Name	Description
1	DIN	Serial-Data Input . Data is loaded into the internal 16-bit shift register on the rising edge of pin CLK.
2, 3, 5, 6, 7, 8, 10, 11	DIG 0:DIG 7	Digit Drive Lines . 8 Eight-digit drive lines that sink current from the display common cathode. The AS1106 pulls the digit outputs to VDD when turned off. The AS1107 digit drivers are high-impedance when turned off.
4, 9	GND	Ground. Both GND pins must be connected.
	10	Load-Data Input (AS1106 only). The last 16 bits of serial data are latched on the rising edge of this pin.
12	LOAD/CSN	Chip-Select Input (AS1107 or AS1106 SPI-enabled only). Serial data is loaded into the shift register while this pin is low. The last 16 bits of serial data are latched on the rising edge of this pin.
13	CLK	Serial-Clock Input. 10MHz maximum rate. Data is shifted into the internal shift register on the rising edge of this pin. Data is clocked out of pin DOUT on the falling edge of this pin. On the AS1107 or AS1106 SPI-enabled, the CLK input is active only while LOAD/CSN is low.
14, 15, 16, 17, 20, 21, 22, 23	SEG A:SEG G, SEG DP	Seven Segment and Decimal Point Drive Lines. 8 seven-segment drives and decimal point drive that source current to the display. On the AS1106, when a segment driver is turned off it is pulled to GND. The AS1107 segment drivers are high-impedance when turned off.
18	ISET	Set Segment Current . Connect to VDD through RSET to set the peak segment current (see Selecting RSET Resistor Value and Using External Drivers on page 14).
19	VDD	Positive Supply Voltage. Connect to +2.7 to +5.5V supply.
24	DOUT	Serial-Data Output. The data into pin DIN is valid at pin DOUT 16.5 clock cycles later. This pin is used to daisy-chain several AS1106/AS1107 devices and is never high-impedance.



5 Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 4 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Min	Max	Units	Notes
Electrical Parameters				_
VDD to GND	-0.3	7	V	
All other pins to GND	-0.3	7 or VDD + 0.3	V	.0
Current				
DIG 0:DIG 7 Sink Current		500	mA	
SEG A:SEG G, SEG DP		100	mA	
Latch-Up Immunity		±200	mA	All pins except AS1106 pin 14: ±180 mA Norm: JEDEC 78
Electrostatic Discharge				
Digital outputs		1000	V	Norm: MIL 883 E method 3015
All other pins		1000	V	Norm. wite 663 E method 3013
Continuous Power Dissipation (TA = +85°C)				
Narrow plastic DIP		1066	mW	Derate 13.3mW/°C above +70°C
Wide SOIC		941	mW	Derate 11.8mW/°C above +70°C
Temperature Ranges and Storage Conditions				
Storage Temperature Range	-55	+150	°C	
Package Body Temperature (Wide SOIC)		+260	°C	The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/ JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". The lead finish for Pb-free leaded packages is matte tin (100% Sn).
Humidity ¹	5	85	%	Non-condensing
Moisture Sensitive Level ¹		1		Represents a max. floor life time of unlimited

^{1.} only valid for the SOIC 24-pin package



6 Electrical Characteristics

Conditions: VDD = 2.7V to 5.5V, $RSET = 9.53k\Omega \pm 1\%$, TAMB = TMIN to TMAX (unless otherwise specified). Table 3. Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Тамв	Operating Temperature Range		-40		+85	٥C
VDD	Operating Supply Voltage		2.7	5.0	5.5	V
IDDSD	Shutdown Supply Current	All digital inputs at VDD or GND, TAMB = +25°C			10	μΑ
		RSET = open circuit.			1	mA
IDD	Operating Supply Current	All segments and decimal point on; ISEG = -40mA.		330		
fosc	Display Scan Rate	8 digits scanned	500	800	1300	Hz
Idigit	Digit Drive Sink Current	Vout = 0.65V	320			mA
ISEG	Segment Drive Source Current	VDD = 5.0V, VOUT = (VDD -1V)	-30	-40	-45	mA
ΔISEG/Δt	Segment Current Slew Rate (AS1107 only)	TAMB = +25°C, VDD = 5.0V, VOUT = (VDD -1V)	10	20	50	mA/µs
ΔISEG	Segment Drive Current Matching		6	3.0		%
IDIGIT	Digit Drive Leakage (AS1107 only)	Digit off, VDIGIT = VDD			-10	μΑ
ISEG	Segment Drive Leakage (AS1107 only)	Segment off, VSEG = 0V			1	μΑ
Idigit	Digit Drive Source Current (AS1106 only)	Digit off, VDIGIT = (VDD - 0.3V)	-2			mA
ISEG	Segment Drive Sink Current (AS1106 only)	Segment off, VSEG = 0.3V	5			mA
tslowblink	Slow Segment Blink Period (ON phase, Internal Oscillator)		0.64	1	1.65	S
tfastblink	Fast Segment Blink Period (ON phase, Internal Oscillator)		0.32	0.5	0.83	S
	Fast or Slow Segment Blink Duty Cycle (Guaranteed by design)	9	49.9	50	50.1	%

Table 4. Logic Inputs/Outputs Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
IIH, IIL	Input Current DIN, CLK, LOAD/CSN	VIN = 0V or VDD	-1		1	μΑ
VIH	Logic High Input Voltage		0.7 x VDD			V
VIL	Logic Low Input Voltage	$VDD = 5.0V \pm 10\%$			0.8	٧
VIL	Logic Low input voltage	$VDD = 3.0V \pm 10\%$			0.6	V
Voн	Output High Voltage	DOUT, ISOURCE = -1mA, VDD = 5.0V ± 10%	VDD - 1			V
VOH	Output Flight Voltage	DOUT, ISOURCE = -1mA, VDD = 3.0V ± 10%	VDD - 0.5			V
Vol	Output Low Voltage	DOUT, ISINK = 1.6mA			0.4	V
ΔVΙ	Hysteresis Voltage	DIN, CLK, LOAD/CSN		1		V



Table 5. Timing Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tcp	CLK Clock Period		100			ns
tcH	CLK Pulse Width High		50			ns
tcL	CLK Pulse Width Low		50			ns
tcss	CSM Fall to CLK Rise Setup Time (AS1107 or AS1106 SPI-programmed)		25			ns
tcsH	CLK Rise to LOAD/CSN Rise Hold Time		0			ns
tDS	DIN Setup Time		25			ns
tDH	DIN Hold Time		0			ns
tDO	Output Data Propagation Delay	CLOAD = 50pF			25	ns
tldck	LOAD Rising Edge to Next Clock Rising Edge (AS1106 only)		50			ns
tcsw	Minimum LOAD/CSN Pulse High		50			ns
tDSPD	Data-to-Segment Delay				2.25	ms

Notes:

- 1. See Figure 12 on page 8 for more information.
- 2. All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.



7 Typical Operating Characteristics

VDD = 5V, $RSET = 9.53k\Omega$, TAMB = 25°C (unless otherwise specified).

Figure 3. Scan Frequency vs. Temperature




Figure 5. ISEG vs. Temperature




Figure 4. Scan Frequency vs. VDD




Figure 6. ISEG vs. VDD






Figure 7. AS1106 Segment Output Current




Figure 8. AS1107 Segment Output Current




Figure 9. ISEG vs. VOUT




Figure 10. ISEG vs. Vout





Figure 11. ISEG vs. RSET





8 Detailed Description

8.1 AS1106 vs. AS1107

The AS1106 and AS1107 are identical except for two features:

- The AS1107 segment drivers are slew-rate limited to reduce electromagnetic interference (EMI).
- The AS1107 serial interface is fully SPI compatible (programmable for AS1106).

8.2 Serial-Addressing Format

Programming the AS1106/AS1107 is done by writing to the device's internal registers (see Digit- and Control-Registers on page 9) via the 4-wire serial interface. A programming sequence consists of 16-bit packages as listed in Table 6.

The data is shifted into the internal 16-bit register with the rising edge of the CLK signal. With the rising edge of the LOAD/CSN signal the data is latched into a digit- or control-register. The LOAD/CSN signal must go high after the 16th rising clock edge.

The LOAD/CSN signal can also come later but this must happen just before the next rising edge of CLK, otherwise the data will be lost. The contents of the internal shift register are applied 16.5 clock cycles later to pin DOUT. The data is clocked out at the falling edge of CLK.

The first 4 bits (D15:D12) are "don't care", bits D11:D8 contain the register address, and bits D7:D0 contain the data. The first bit is D15, the most significant bit (MSB). The exact timing is shown in Figure 12.

Table 6. 16-Bit Serial Data Format


D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Χ	Χ	Χ	Χ	Regis	ter Addre	ss (see <mark>Ta</mark>	ble 7)	MSB		-	Da	ta			LSB

8.3 Initial Power-Up

On initial power-up, the AS1106/AS1107 registers are reset to their default values, the display is blanked, and the device goes into shutdown mode. At this time, all registers should be programmed for normal operation.

Note: The default settings enable only scanning of one digit; the internal decoder is disabled and the Intensity Control Register (see page 12) is set to the minimum values.

Figure 12. Interface Timing





8.4 Shutdown Mode

The AS1106/AS1107 devices feature a shutdown mode, where they consume only 10µA (max) current. Shutdown mode is entered via a write to the Shutdown Register (see Table 8). For the AS1106, at that point, all segment current sources are pulled to ground and all digit drivers are connected to VDD, so that all segments are blanked. The AS1107 behavior is identical except the drivers are high impedance.

Note: During shutdown mode the Digit-Registers maintain their data.

Shutdown mode can either be used as a means to reduce power consumption or for generating a flashing display (repeatedly entering and leaving shutdown mode). For minimum supply current in shutdown mode, logic input should be at GND or VDD (CMOS logic level).

The devices need typically 250µs to exit shutdown mode, and during shutdown mode the AS1106/AS1107 is fully programmable. Only the display test mode (see page 11) overrides shutdown mode.

When entering or leaving shutdown mode, the Feature Register is reset to its default values (all 0s) when Shutdown Register bit D7 (page 10) = 0.1

Note: If the AS1106/AS1107 is used with an external clock, Shutdown Register bit D7 should be set to 1 when writing to the Shutdown Register.

8.5 Digit- and Control-Registers

The AS1106/AS1107 devices contain 8 Digit-Registers and 6 control-registers, which are listed in Table 7. All registers are selected using a 4-bit address word, and communication is done via the serial interface.

- Digit Registers These registers are realized with an on-chip 64-bit memory. Each digit can be controlled directly without rewriting the whole register contents.
- Control Registers These registers consist of decode mode, display intensity, number of scanned digits, shutdown, display test and features selection registers.

Table 7. Register Address Map

Dominton	LIEV Code		- 33	Address			Domo
Register	HEX Code	D15:D12	D11	D10	D9	D8	Page
No-Op	0xX0	Х	0	0	0	0	13
Digit 0	0xX1	Х	0	0	0	1	N/A
Digit 1	0xX2	X	0	0	1	0	N/A
Digit 2	0xX3	X	0	0	1	1	N/A
Digit 3	0xX4	Χ	0	1	0	0	N/A
Digit 4	0xX5	Х	0	1	0	1	N/A
Digit 5	0xX6	Х	0	1	1	0	N/A
Digit 6	0xX7	Х	0	1	1	1	N/A
Digit 7	0xX8	Х	1	0	0	0	N/A
Decode-Mode	0xX9	Х	1	0	0	1	10
Intensity Control	0xXA	Х	1	0	1	0	12
Scan Limit	0xXB	Х	1	0	1	1	12
Shutdown	0xXC	Х	1	1	0	0	10
N/A	0xXD	Х	1	1	0	1	N/A
Feature	0xXE	Х	1	1	1	0	13
Display Test	0xXF	Х	1	1	1	1	11

^{1.} When Shutdown Register bit D7 = 1, the Feature Register is left unchanged when entering or leaving shutdown mode.



8.5.1 Shutdown Register (0xXC)

The Shutdown Register controls AS1106/AS1107 shutdown mode (see Shutdown Mode on page 9).

Table 8. Shutdown Register Format (Address (HEX) = 0xXC))

Mode	HEX Code	Register Data									
Wode	HEX Code	D7	D6	D5	D4	D3	D2	D1	D0		
Shutdown Mode, Reset Feature Register to Default Settings	0x00	0	Χ	Χ	Χ	Χ	Х	Х	0		
Shutdown Mode, Feature Register Unchanged	0x80	1	Χ	Χ	Χ	Χ	Χ	Χ	0		
Normal Operation, Reset Feature Register to Default Settings	0x01	0	Х	Х	Χ	Х	Х	Х	1		
Normal Operation, Feature Register Unchanged	0x81	1	Χ	Χ	Χ	Χ	Χ	Х	1		

8.5.2 Decode Enable Register (0xX9)

The Decode Enable Register sets the decode mode. BCD/HEX decoding (either BCD code – characters 0:9, E, H, L, P, and -, or HEX code – characters 0:9 and A:F) is selected by bit D2 (page 13) of the Feature Register. The Decode Enable Register is used to select the decode mode or no-decode for each digit. Each bit in the Decode Enable Register corresponds to its respective display digit (i.e., bit D0 corresponds to digit 0, bit D1 corresponds to digit 1 and so on). Table 10 lists some examples of the possible settings for the Decode Enable Register bits.

Note: A logic high enables decoding and a logic low bypasses the decoder altogether.

When decode mode is used, the decoder looks only at the lower-nibble (bits D3:D0) of the data in the Digit-Registers, disregarding bits D6:D4. Bit D7 sets the decimal point (SEG DP) independent of the decoder and is positive logic (bit D7 = 1 turns the decimal point on). Table 10 lists the code-B font: Table 11 lists the HEX font.

When no-decode mode is selected, data bits D7:D0 of the Digit-Registers correspond to the segment lines of the AS1106/AS1107. Table 12 shows the 1:1 pairing of each data bit to the appropriate segment line.

Table 9. Decode Enable Register Format (Address (HEX) = 0xX9))

Decode Mode	HEX Code	Register Data									
Decode Wode	HEX Code	D7	D6	D5	D4	D3	D2	D1	D0		
No decode for digits 7:0	0x00	0	0	0	0	0	0	0	0		
Code-B/HEX decode for digit 0. No decode for digits 7:1	0x01	0	0	0	0	0	0	0	1		
Code-B/HEX decode for digits 3:0. No decode for digits 7:4	0x0F	0	0	0	0	1	1	1	1		
Code-B/HEX decode for digits 7:0	0xFF	1	1	1	1	1	1	1	1		

Figure 13. Standard 7-Segment LED Intensity Control and Inter-Digit Blanking




Table 10. Code-B Font

7.0			Regis	ter Data	ì			On Segments = 1						
7-Segment Character	D7 [†]	D6:D4	D3	D2	D1	D0	DP [†]	Α	В	С	D	Е	F	G
0		Χ	0	0	0	0		1	1	1	1	1	1	0
1		Χ	0	0	0	1		0	1	1	0	0	0	0
2		Χ	0	0	1	0		1	1	0	1	1	0	1
3		Χ	0	0	1	1		1	1	1	1	0	0	1
4		Χ	0	1	0	0		0	1	1	0	0	1	1



Table 10. Code-B Font (Continued)

7.0 1.01 1			Regis	ter Data	1			On Segments = 1						
7-Segment Character	D7 [†]	D6:D4	D3	D2	D1	D0	DP [†]	Α	В	С	D	Е	F	G
5		Х	0	1	0	1		1	0	1	1	0	1	1
6		Х	0	1	1	0		1	0	1	1	1	1	1
7		Х	0	1	1	1		1	1	1	0	0	0	0
8		Χ	1	0	0	0		1	1	1	1	1	1	1
9		Х	1	0	0	1		1	1	1	1	0	1	1 .
-		Х	1	0	1	0		0	0	0	0	0	0	1
E		Χ	1	0	1	1		1	0	0	1	1	1	1
Н		Х	1	1	0	0		0	1	1	0	1	1	1
L		Χ	1	1	0	1		0	0	0	1	1	1	0
Р		Χ	1	1	1	0		1	1	0	0	1	1	1
Blank		Χ	1	1	1	1		0	0	0	0	0	0	0

 $^{^{\}dagger}$ The decimal point is enabled by setting bit D7 = 1.

Table 11. HEX Font

7 C			Regi	ister Dat	a					On S	egmen	ts = 1		
7-Segment Character	D7 [†]	D6:D4	D3	D2	D1	D0	DP †	Α	В	C	D	E	F	G
0		Χ	0	0	0	0		1	1	1	1	1	1	0
1		Χ	0	0	0	1		0	1	1	0	0	0	0
2		Χ	0	0	1	0		1	1	0	1	1	0	1
3		Χ	0	0	1	1	(1	1	1	1	0	0	1
4		Χ	0	1	0	0		0	1	1	0	0	1	1
5		Χ	0	1	0	1		1	0	1	1	0	1	1
6		Χ	0	1	1	0		1	0	1	1	1	1	1
7		Χ	0	1	1	1		1	1	1	0	0	0	0
8		X	1	0	0	0		1	1	1	1	1	1	1
9		X	1	0	0	1		1	1	1	1	0	1	1
A		Х	1	0	1	0		1	1	1	0	1	1	1
b		Χ	1	0	1	1		0	0	1	1	1	1	1
С		Χ	1	1	0	0		1	0	0	1	1	1	0
d		Χ	1	1	0	1		0	1	1	1	1	0	1
E		Χ	1	1	1	0		1	0	0	1	1	1	1
F		Χ	1	1	1	1		1	0	0	0	1	1	1

[†] The decimal point is enabled by setting bit D7 = 1.

Table 12. No-Decode Mode Data Bits and Corresponding Segment Lines

	D7	D6	D5	D4	D3	D2	D1	D0
Corresponding Segment Line	DP	Α	В	С	D	E	F	G

8.5.3 Display-Test Register (0xXF)

The AS1106/AS1107 devices can operate in two modes: normal mode and display test mode. In display test mode all LEDs are switched on at maximum brightness (duty cycle is 15/16 (AS1106) or 31/32 (AS1107). The devices remain in display-test mode until the Display-Test Register is set for normal operation.

Note: All settings of the digit- and control-registers are maintained.

Table 13. Display-Test Register Format (Address (HEX) = 0xXF))

Mode	Register Data								
Wode	D7	D6	D5	D4	D3	D2	D1	D0	
Normal Operation	Х	Χ	Χ	Х	Χ	Χ	Х	0	
Display Test Mode	Х	Χ	Χ	Χ	Χ	Χ	Χ	1	



8.5.4 Intensity Control Register (0xXA)

The brightness of the display can be controlled by digital means using the Intensity Control Register and by analog means using RSET (see Selecting RSET Resistor Value and Using External Drivers on page 14).

Display brightness is controlled by an integrated pulse-width modulator which is controlled by the lower-nibble of the Intensity Control Register. The modulator scales the average segment-current in 16 steps from a maximum of 31/32 down to 1/32 (15/16 to 1/16 for the AS1107) of the peak current set by RSET.

Table 14. Intensity Register Format (Address (HEX) = 0xXA))

Duty	Cycle	HEX Code		Register Data						
AS1106	AS1107	TILA Code	D7	D6	D5	D4	D3	D2	D1	D0
1/32 (min on)	1/16 (min on)	0xX0	Χ	Χ	Х	Χ	0	0	0	0
3/32	2/16	0xX1	Χ	Χ	Х	Χ	0	0	0	. 1
5/32	3/16	0xX2	Х	Χ	Х	Χ	0	0	1 1	0
7/32	4/16	0xX3	Х	Χ	Х	Χ	0	0	1	1
9/32	5/16	0xX4	Х	Χ	Х	Χ	0	1	0	0
11/32	6/16	0xX5	Х	Χ	Х	Χ	0	1	0	1
13/32	7/16	0xX6	Х	Χ	Х	Χ	0	1	1	0
15/32	8/16	0xX7	Х	X	Х	Χ	0	1	1	1
17/32	9/16	0xX8	Х	X	Х	Χ	1	0	0	0
19/32	10/16	0xX9	Х	Χ	X	Χ	1	0	0	1
21/32	11/16	0xXA	Х	X	X	Х	1	0	1	0
23/32	12/16	0xXB	X	X	Х	Χ	1	0	1	1
25/32	13/16	0xXC	Х	Χ	Х	X	1	1	0	0
27/32	14/16	0xXD	Х	Χ	X	Х	1	1	0	1
29/32	15/16	0xXE	X	Χ	Х	X	1	1	1	0
31/32 (max on)	15/16 (max on)	0xXF	Х	Χ	X	χ	1	1	1	1

8.5.5 Scan-Limit Register (0x0B)

The Scan-Limit Register controls which of the digits are to be displayed. When all 8 digits are to be displayed, the update frequency is typically 800Hz. If the number of digits displayed is reduced, the update frequency is increased. The frequency can be calculated using 8fOSC/N, where N is the number of digits. Since the number of digits influences the brightness, RSET should be adjusted accordingly. Table 16 lists the maximum allowed current when fewer than 4 digits are used.

Note: To avoid differences in brightness this register should not be used to blank parts of the display (leading zeros).

Table 15. Scan-Limit Register Format (Address (HEX) = 0xXB))

Scan Limit	HEX Code	Register Data							
	HEX Code	D7	D6	D5	D4	D3	D2	D1	D0
Display digit 0 only (see Table 16)	0xX0	Х	Х	Х	Χ	Χ	0	0	0
Display digits 0:1 (see Table 16)	0xX1	Х	Х	Х	Χ	Χ	0	0	1
Display digits 0:2 (see Table 16)	0xX2	Х	Х	Х	Χ	Χ	0	1	0
Display digits 0:3	0xX3	Х	Х	Х	Χ	Χ	0	1	1
Display digits 0:4	0xX4	Х	Х	Х	Χ	Χ	1	0	0
Display digits 0:5	0xX5	Х	Х	Х	Χ	Χ	1	0	1
Display digits 0:6	0xX6	Х	Х	Х	Χ	Χ	1	1	0
Display digits 0:7	0xX7	Х	Х	Х	Χ	Χ	1	1	1

Table 16. Maximum Segment Current for 1-, 2-, or 3-Digit Displays

Number of Digits Displayed	Maximum Segment Current (mA)
1	10
2	20
3	30



8.5.6 Feature Register (0xXE)

The Feature Register is used for enabling various features including switching the device into external clock mode, applying an external reset, selecting code-B or HEX decoding, enabling or disabling blinking, enabling or disabling the SPI-compatible interface (AS1106 only), setting the blinking rate, and resetting the blink timing.

Note: At power-up the Feature Register is initialized to 0.

Table 17. Feature Register Summary

D7	D6	D5	D4	D3	D2	D1	D0
blink_ start	sync	blink_ freq_sel	blink_en	spi_en	decode_sel	reg_res	clk_en

Table 18. Feature Register Bit Descriptions (Address (HEX) = 0xXE))

	Addr: 0xXE	Feature Reg		
	Audi. UXAL	Enables and	disables vario	ous device features.
Bit	Bit Name	Default	Access	Bit Description
D0	clk_en	0	R/W	External clock active. 0 = Internal oscillator is used for system clock. 1 = Pin CLK of the serial interface operates as system clock input.
D1	reg_res	0	R/W	Resets all control registers except the Feature Register. 0 = Reset Disabled. Normal operation. 1 = All control registers are reset to default state (except the Feature Register) identically after power-up. Note: The Digit Registers maintain their data.
D2	decode_sel	0	R/W	Selects display decoding. 0 = Enable Code-B decoding (see Table 10 on page 10). 1 = Enable HEX decoding (see Table 11 on page 11).
D3	spi_en	0	R/W	Enables the SPI-compatible interface. 0 = Disable SPI-compatible interface (AS1106 only). 1 = Enable the SPI-compatible interface (AS1106 only).
D4	blink_en	0	R/W	Note: The SPI-compatible interface is always enabled in the AS1107. Enables blinking. 0 = Disable blinking. 1 = Enable blinking.
D5	blink_freq_sel	0	R/W	Sets blink with low frequency (with the internal oscillator enabled): 0 = Blink period typically is 1 second (0.5s on, 0.5s off). 1 = Blink period is 2 seconds (1s on, 1s off).
D6	sync	0	R/W	Synchronizes blinking on the rising edge of pin LOAD/CSN. The multiplex and blink timing counter is cleared on the rising edge of pin LOAD/CSN. By setting this bit in multiple AS1106/AS1107 devices, the blink timing can be synchronized across all the devices.
D7	blink_start 0 R/W determines 0 = Blinking		R/W	Start Blinking with display enabled phase. When bit D4 (blink_en) is set, bit D7 determines how blinking starts. 0 = Blinking starts with the display turned off. 1 = Blinking starts with the display turned on.

8.5.7 No-Op Register (0xX0)

The No-Op Register is used when multiple AS1106 or AS1107 devices are cascaded in order to support displays with more than 8 digits. The cascading must be done in such a way that all DOUT pins are connected to DIN of the next AS1106/AS1107 (see Figure 14 on page 16). The LOAD/CSN and CLK signals are connected to all devices.

For example, if five devices are cascaded, in order to perform a write operation to the fifth device, the write-command must be followed by four no-operation commands. When the LOAD/CSN signal goes high, all shift registers are latched. The first four devices will receive no-operation commands and only the fifth device will receive the intended operation command, and subsequently update its register.



9 Application Information

9.1 Supply Bypassing and Wiring

In order to achieve optimal performance the AS1106/AS1107 should be placed very close to the LED display to minimize effects of electromagnetic interference and wiring inductance.

Furthermore, it is recommended to connect a 10µF electrolytic and a 0.1µF ceramic capacitor between pins VDD and GND to avoid power supply ripple (see Figure 14 on page 16).

Note: Both GND pins must be connected to ground.

9.2 Selecting RSET Resistor Value and Using External Drivers

Brightness of the display segments is controlled via RSET. The current that flows between VDD and ISET defines the current that flows through the LEDs.

Segment current is about 200 times the current in ISET. Typical values for RSET for different segment currents, operating voltages, and LED voltage drop (VLED) are given in Tables 19 - 23. The maximum current the AS1106/AS1107 devices can drive is 40mA. If higher currents are needed, external drivers must be used, in which case it is no longer necessary that the devices drive high currents.

In cases where the devices only drive a few digits, Table 16 specifies the maximum currents, and RSET must be set accordingly.

Note: The display brightness can also be logically controlled (see Intensity Control Register (0xXA) on page 12)

Table 19. RSET vs. Segment Current and LED Forward Voltage, VDD = 2.7V

ISEG (mA)	VLE	D(V)
ISLG (IIIA)	1.5	2.0
40	5kΩ	4.4kΩ
30	6.9kΩ	5.9kΩ
20	10.7kΩ	9.6kΩ
10	22.2kΩ	20.7kΩ

Table 20. RSET vs. Segment Current and LED Forward Voltage, VDD = 3.3V

ISEG (mA)	VLED(V)						
ISEG (IIIA)	1.5	2.0	2.5				
40	$6.7 \mathrm{k}\Omega$	6.4kΩ	5.7 k Ω				
30	9.1kΩ	8.8kΩ	8.1kΩ				
20	13.9kΩ	13.3kΩ	12.6kΩ				
10	28.8kΩ	27.7kΩ	26kΩ				

Table 21. RSET vs. Segment Current and LED Forward Voltage, VDD = 3.6V

ISEG (mA)				
ISEG (IIIA)	1.5	2.0	2.5	3.0
40	7.5kΩ	7.2kΩ	6.6kΩ	$5.5 \mathrm{k}\Omega$
30	10.18kΩ	9.8kΩ	9.2kΩ	7.5kΩ
20	15.6kΩ	15kΩ	14.3kΩ	13kΩ
10	31.9kΩ	31kΩ	29.5kΩ	27.3kΩ

Table 22. RSET vs. Segment Current and LED Forward Voltage, VDD = 4.0V

		ů				
	ISEG (mA)			VLED(V)		
	ISEG (IIIA)	1.5	2.0	2.5	3.0	3.5
I	40	8.6kΩ	8.3kΩ	7.9kΩ	7.6kΩ	5.2kΩ
	30	11.6kΩ	11.2kΩ	10.8kΩ	9.9kΩ	7.8kΩ
	20	17.7kΩ	17.3kΩ	16.6kΩ	15.6kΩ	13.6kΩ
Ī	10	36.89kΩ	35.7kΩ	34.5kΩ	32.5kΩ	29.1kΩ



Table 23. RSET vs. Segment Current and LED Forward Voltage, VDD = 5.0V

ISEG (mA)			VLE	D (V)		
ISEG (IIIA)	1.5	2.0	2.5	3.0	3.5	4.0
40	11.35kΩ	11.12kΩ	10.84kΩ	10.49kΩ	10.2kΩ	9.9kΩ
30	15.4kΩ	15.1kΩ	14.7kΩ	14.4kΩ	13.6kΩ	13.1kΩ
20	23.6kΩ	23.1kΩ	22.6kΩ	22kΩ	21.1kΩ	20.2kΩ
10	48.9kΩ	47.8kΩ	46.9kΩ	45.4kΩ	43.8kΩ	42kΩ

9.3 Calculating the Power Dissipation

The upper limit for power dissipation (PD) for the AS1106/AS1107 is determined from the following equation:

$$PD = (VDD \times 1mA) + (VDD - VLED)(DUTY \times ISEG \times N)$$
 (EQ.1)

Where:

VDD is the supply voltage.

DUTY is the duty cycle set by intensity register (page 12).

N is the number of segments driven (worst case is 8)

VLED is the LED forward voltage

ISEG = segment current set by RSET

Dissipation Example:

ISEG =
$$40mA$$
, N = 8 , DUTY = $31/32$, VLED = $1.8V$ at $40mA$, VDD = $5.25V$ (EQ 2)

$$PD = 5.25V(1mA) + (5.25V - 1.8V)(31/32 \times 40mA \times 8) = 1.075W$$
 (EQ 3)

Thus, for a PDIP package Θ JA = +75°C/W (from Table 24), the maximum allowed TAMB is given by:

$$T_{J,MAX} = T_{AMB} + PD \times \Theta_{JA} = 150^{\circ}C = T_{AMB} + 1.07W \times 75^{\circ}C/W$$
 (EQ 4)

Where:

TAMB = +69.4°C.

The TAMB limit for SO Packages in the dissipation example above is +58.6°C

Table 24. Package Thermal Data

Package	Thermal Resistance (ΘJA)		
24 Narrow DIP	+75°C/W		
24 Wide SOIC	+85°C/W		



9.4 8x8 LED Dot Matrix Driver


The application example in Figure 14 shows the AS1106 as an 8x8 LED dot matrix driver.

The LED columns have common cathodes and are connected to the DIGO:7 outputs. The rows are connected to the segment drivers. Each of the 64 LEDs can be addressed separately. The columns are selected via the digits as listed in Table 7 on page 9.

The Decode Enable Register (see page 10) must be set to '00000000' as described in Table 9 on page 10. Single LEDs in a column can be addressed as described in Table 12 on page 11, where bit D0 corresponds to segment G and bit D7 corresponds to segment DP.

Note: For a multiple-digit dot matrix, multiple AS1106 devices must be cascaded.

Figure 14. Application Example as LED Dot Matrix Driver



9.5 Cascading Drivers

The example in Figure 14 drives 2 dot matrix digits using a 4-wire microprocessor interface. All Scan-Limit Registers should be set to the same value so that one display will not appear brighter than the other.

For example, to display 12 digits, set both Scan-Limit Registers to display 6 digits so that both displays have a 1/6 duty cycle per digit. If 11 digits are needed, set both Scan-Limit Registers to display 6 digits and leave one digit unconnected. Otherwise, if one driver is set to display 6 digits and the other to display 5 digits one display will appear brighter because its duty cycle per digit will be 1/5 and the other display's duty cycle will be 1/6.

Note: Refer to No-Op Register (0xX0) on page 13 for additional information.



10 Package Drawings and Markings

Figure 15. AS1106, AS1107 Marking







Table 25. Packaging Code

YY	WW	Q or L	ZZ
last two digits of the current year	manufacturing week	plant identifier	free choice / traceability code



Figure 16. SOIC 24-pin Package



2010.12.20


ROVED MKR

1 OF 1

SCALE NOT IN SCALE



Figure 17. PDIP 24-pin Package



2. For more Information on the PDIP 24-pin package see Ordering Information on page 20.

2010.12.23

MKR

DIMENSION AND TOLERANCE

SCALE NOT IN SCALE



11 Ordering Information

The AS1106 and AS1107 are available as the standard products shown in Table 26.

Table 26. Ordering Information

Ordering Code	Marking	Description	Temperature Range	Delivery Form	Package
AS1106PL ¹	AS1106PL	8-Digit LED Display Drivers	0 to +70°C	Tubes	PDIP 24-pin
AS1106WL	AS1106WL	8-Digit LED Display Drivers	0 to +70°C	Tubes	SOIC 24-pin
AS1106WL-T	AS1106WL	8-Digit LED Display Drivers	0 to +70°C	Tape and Reel	SOIC 24-pin
AS1106PE ¹	AS1106PE	8-Digit LED Display Drivers	-40 to +85°C	Tubes	PDIP 24-pin
AS1106WE	AS1106WE	8-Digit LED Display Drivers	-40 to +85°C	Tubes	SOIC 24-pin
AS1106WE-T	AS1106WE	8-Digit LED Display Drivers	-40 to +85°C	Tape and Reel	SOIC 24-pin
AS1107PL ¹	AS1107PL	8-Digit LED Display Drivers	-40 to +85°C	Tubes	PDIP 24-pin
AS1107WL	AS1107WL	8-Digit LED Display Drivers	-40 to +85°C	Tubes	SOIC 24-pin
AS1107WL-T	AS1107WL	8-Digit LED Display Drivers	-40 to +85°C	Tape and Reel	SOIC 24-pin

^{1.} The PDIP 24-pin Package reached end of life. There is the possibility for a last time buy order until end of July 2011

Note: All products are RoHS compliant.

Buy our products or get free samples online at ICdirect: http://www.austriamicrosystems.com/ICdirect

Technical Support is found at http://www.austriamicrosystems.com/Technical-Support

For further information and requests, please contact us mailto:sales@austriamicrosystems.com or find your local distributor at http://www.austriamicrosystems.com/distributor



Copyrights

Copyright © 1997-2010, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



Contact Information

Headquarters

austriamicrosystems AG Tobelbaderstrasse 30 A-8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

http://www.austriamicrosystems.com/contact