TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

T6B80

Gate Driver for TFT LCD Panels

The T6B80 is a 120/128-channel-output gate driver for TFT LCD panels. In addition to high-voltage operation (liquid crystal drive voltage = max 35 V), this device accepts external input of the panel drive voltage, allowing you to change the low-level output voltage. Thus, this device can be used for various TFT LCD panel drive systems.

The T6B80 offers high integration circuit due to CMOS technology.


Features

- LCD drive output pins: Switchable between 120 and 128 pins
- LCD drive voltage: max Vss + 35 V
- Data transfer method: Bidirectional shift register
- Operating temperature: -20 to 75°C
- Package: Tape carrier package (TCP)
- TFT LCD data drivers: T6B50


Please contact Toshiba or a distributor for the latest TCP specification and product line-up.

TCP (Tape Carrier Package)

Block Diagram



Pin Assignment



The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or our distributors for the latest TCP specification.



Pin Function

Pin Name	I/O	Functions							
		Vertical shift data I/O pins							
		These pins are used to input and output shift data. These pins are switched between input and output by setting the U/D pin as shown below.							
			U/D	DI/O	DO/I				
DI/O			Н	Input	Output]			
DO/I	I/O		L	Output	Input]			
- 5/1		When set for input							
				ne shift registers at ers at the rising edg		the LCD driver. The			
		When set for output							
				scaded, this pin out nchronously with th		pe fed into the next CPV.			
		Transfer direction sel	ect pin						
		This pin specifies the direction in which data is transferred through the shift registers.							
U/D	Input	When U/D is high, data is shifted in the direction $G1 \rightarrow G2 \rightarrow G3 \rightarrow G4 \rightarrow G5 \rightarrow \cdots \rightarrow G128$							
		When U/D is low, the direction is reversed to give G128 \rightarrow G127 \rightarrow G126 \rightarrow G125 \rightarrow \cdots \rightarrow G1							
		The voltage applied to this pin must be a DC-level voltage that is either high (V_{DD}) or low (V_{SS}).							
		Vertical shift clock							
CPV	Input	This is the shift clock for the shift registers. Data is shifted through the shift registers synchronously with the rising edge of CPV.							
	Input	Output enable input							
OE1 to OE3		These signals control the data appearing at the LCD panel drive pins (G1 to G128).							
		The V _{OEE} voltage is output when $\overline{\text{OE}1}$ to $\overline{\text{OE}3}$ are high; normal shift data is output when $\overline{\text{OE}1}$ to $\overline{\text{OE}3}$ are low.							
		Output channels select pin							
120/128	Input	This signal selects either 120-pin mode or 128-pin mode for the LCD panel driver							
	·	120-pin mode is selected when this signal is high; 128-pin mode is selected when this signal is low.							
		Analog input pin							
V _{OFF}	Input	If the shift register data is low (= logic 0), the voltage on this pin is forwarded to the output pin corresponding to the shift register. If OE1 to OE3 are high, the voltage on this pin is output irrespective of whether the shift register data is high or low.							
	Output	LCD panel drive pins							
G1 to G128		These pins output the <u>shift</u> register data, or the voltage applied to V_{GG} or V_{OFF} , depending on the control signals OE1 to OE3 .							
V_{GG}	_	Power supply for LCD) drive						
V_{DD}	_	Power supply for the internal logic							
V _{SS}	_	Power supply for LCD drive and internal logic							

3 2002-01-30

Device Operation (see timing diagram)

(1) Shift data transfer method

120/128	U/D	Shift Data		Data Transfer Method	
120/128	Pin	Input	Output	Data Hansiel Wethou	
H (120 output)	Н	DI/O	DO/I	$G1 \to G2 \to \cdots \to G59 \to G60 \to G69 \to G70 \to \cdots \to G128$	
H (120 output)	L	DO/I	DI/O	$G128 \rightarrow G127 \rightarrow \cdots \rightarrow G70 \rightarrow G69 \rightarrow G60 \rightarrow G59 \rightarrow \cdots \rightarrow G1$	
L (128 output)	Н	DI/O	DO/I	$G1 \to G2 \to G3 \to G4 \to G5 \to G6 \to G7 \to G8 \to \cdots \to G128$	
L (128 output)	L	DO/I	DI/O	$G128 \rightarrow G127 \rightarrow G126 \rightarrow G125 \rightarrow G124 \rightarrow \cdots \rightarrow G1$	

Note 1: However, the outputs G61 through G68 are fixed at the V_{OFF} level in 120-pin mode, with the data in G60 (G69) shifted to G69 (G60).

The input shift data is latched into the internal register synchronously with the rising edge of the shift clock CPV. When the data is shifted to the next register at the next rising edge of CPV, new input shift data is simultaneously latched into.

In the case of shift data output, the data in the last shift register (G1 or G128) is output synchronously with the falling edge of CPV (the output high voltage level is V_{DD} ; the output low voltage level is V_{SS}).

(2) LCD panel drive outputs

If the shift register data corresponding to an output pin is high (= logic 1), the pin outputs V_{GG} ; if the shift register data is low (= logic 0), the pin outputs V_{OFF} .

However, if $\overline{OE}1$ to $\overline{OE}3$ corresponding to the output pins are high, the pins output Voff irrespective of whether the shift register data is high or low. The LCD panel drive outputs are controlled by \overline{OE} as shown below.

120/128	Output Enable Pin		LCD Panel Drive Outputs				
120/126	H/L	OE1 to 3	LCD Panel Drive Pins Controlled by OE	Output			
		OE1	G1, G4,···G58, G69···G123, G126				
Н	Н	OE2	G2, G5,···G59, G70···G124, G127	V _{OFF}			
		OE3	G3, G6,···G60, G71···G125, G128				
	OE1		G1, G4,···G58, G69···G123, G126	Normal			
Н	L	L OE2		G2, G5,···G59, G70···G124, G127			
		OE3	G3, G6,···G60, G71···G125, G128	output			
	OE1		G1, G4, G7, G10,···G124, G127				
L	н	H OE2		G2, G5, G8, G11,···G125, G128	V _{OFF}		
				G3, G6, G9, G12,···G126			
	L	OE1	G1, G4, G7, G10,···G124, G127	Normal			
L		L OE2		G2, G5, G8, G11,···G125, G128	data		
		OE3	G3, G6, G9, G12,···G126	output			

(3) Voltage setting

The VOFF level, which sets the LCD panel drive's output low level, can take on any value between V_{SS} and $V_{SS}+15~V_{\odot}$.

(Example 1) Negative voltage output

Logic input: 0 V to V_{DD} (5 V) Supply voltage: V_{GG} = 20 V

 $V_{DD} = 5 V$ $V_{OFF} = -5 V$ $V_{SS} = -10 V$

LCD panel drive output: High level = V_{GG} (20 V) Low level = V_{OFF} (-5 V)

(Example 2) Positive voltage output

Logic input: 0 V to VDD (5 V) Supply voltage: VGG = 30 V

 $V_{DD} = 5 V$


 $V_{OFF} = V_{SS} = 0 V$

LCD panel drive output: High level = VGG (30 V)

Low level = Voff (0 V)

* Logic input pins: DI/O or DO/I, CPV, $\overline{OE}1$ to $\overline{OE}3$


Apply a voltage with amplitude in the range $VDD-5\ V$ to VDD or in the range VSS to VDD to the logic input pins. For the U/D and 120/128 pins, use a DC-level voltage that is either high (= VDD) or low (= VSS).




Timing Diagrams

<120-pin mode (120/128 = high)>

• UP mode (U/D = high)



• DOWN mode (U/D = low)




6


2002-01-30

<128-pin mode (120/128 = low)>

• UP mode (U/D = high)



• DOWN mode (U/D = low)



Absolute Maximum Ratings ($V_{SS} = 0 V$)

Characteristics	Symbol	Rating	Unit
Supply voltage (1)	V_{GG}	-0.3 to 37	V
Supply voltage (2)	V_{DD}	-0.3 to 23	V
Input voltage	V _{IN}	-0.3 to $V_{DD} + 0.3$	V
Analog input voltage	V _{OFF}	-0.3 to $V_{GG} + 0.3$	V
Storage temperature	T _{STG}	−55 to 125	°C

Recommended Operating Conditions ($V_{SS} = 0 V$)

Characteristics	Symbol	Rating	Unit
Supply voltage (1)	V_{GG}	V _{DD} to 35	V
Supply voltage (2)	V_{DD}	4.5 to 21.0	V
Operating temperature	T _{OP}	-20 to 75	°C
Operating frequency	f _{CPV}	DC to 100	kHz
Output load capacitance	CL	300 (max)	pF/pin
Analog input voltage	V _{OFF}	0 to 15	V

Electrical Characteristics

DC Characteristics

(Referenced to $V_{GG}=35~V,\,V_{SS}=V_{OFF}=0~V$ at Ta=-20 to $75^{\circ}C$ unless otherwise noted)


Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit	Relevant Pin
Low level		V _{IL}		_	V _{SS}	_	V _{DD} – 4 V	V	(Note 2)
voltage	High Level	V_{IH}		_	V _{DD} – 1 V		V _{DD}	V	(14016-2)
Output	Low level	V _{OL}		$I_{OL} = 40 \ \mu A$	V _{SS}	_	V _{SS} + 0.3 V	V	DI/O, DO/I
voltage	High Level	V _{OH}	_	$I_{OH} = -40 \mu A$	V _{DD} - 0.3 V	_	V _{DD}		
Output Low level		R _{OL}		$V_{OUT} = V_{OFF} + 0.5 V$	_	_	1500	Ω	G1 to
resistance	High Level	R _{OH}		$V_{OUT} = V_{GG} - 0.5 V$	_	_	1500	22	G128
Current consumption		I _{GG}	_	_	_	_	350	μΑ	V_{GG}
Current consumption		I _{DD}	_	f _{CPV} = 100 kHz	_	_	1600	μΑ	V_{DD}

Note 2: Input pins include...DI/O, DO/I, CPV, OE1 to 3

AC Characteristics

(Referenced to $V_{GG} = 35 \text{ V}$, $V_{SS} = 0 \text{ V}$ at $Ta = -20 \text{ to } 75^{\circ}\text{C}$ unless otherwise noted)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Clock period	tCPV	_	_	10	_	_	μS
CPV pulse width (H)	tCPVH	_	_	4	_	_	μS
CPV pulse width (L)	tCPVL	_	_	4	_	_	μS
Data set-up time	tsDI	_	_	1	_	_	μS
Data hold time	thDI	_	_	1	_	_	μS
OE enable time	twOE	_	_	1	_	_	μS
Output delay time (1)	tpdDO	_	C _L = 50 pF	_	_	1	μS
Output delay time (2)	tpdG	_	C _L = 300 pF			1	μS
Output delay time (3)	tpdOE	_	C _L = 300 pF	_	_	1	μS



RESTRICTIONS ON PRODUCT USE

000707EBE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with
 the film. Try to design and manufacture products so that there is no chance of users touching the film after
 assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to
 ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as
 industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.
 - This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.