

QP27C64 – 64 Kilobit (8K x 8) CMOS EPROM

General Description

The QP27C64 is an 8Kx8 (64-Kbit), UV erasable programmable read-only memory. It operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The QP27C64 meets the same specification requirements and utilizes the same programming methodology as the AMD 27C64 that it replaces. Products are available in windowed and non-windowed (OTP) ceramic hermetic packages, as well as plastic one time programmable (OTP) packages.

Data is typically accessed in less than 45 ns, allowing high-performance microprocessors to operate without any WAIT states. The device offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) pins, eliminating bus contention in a multiple bus system.

Typical power consumption is only 80 mW in active mode, and 100 μ W in standby mode.


All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The device is programmed identically to the AMD27C64 device that it replaces, using the same programming algorithm (100 μ s pulses).

The QP27C64 features:

- Same programming algorithm as the AMD27C64, allowing it to be programmed using the same equipment, data and algorithm. When programming this device select AMD as the manufacturer and 27C64 as the devicetype.
- Speed options as fast as 45ns
- JEDEC Pinout
- Single +5V power supply
- CMOS and TTL input/output compatibility
- Two line control functions

The device/family is constructed using an advanced UV CMOS wafer fabrication process.

Block Diagram




Pin Name	Function
$A_0 - A_{12}$	Address Inputs
\overline{CE} (\overline{E})	Chip Enable Input
$D_{Q0} - D_{Q7}$	Data Input/Output
\overline{OE} (\overline{G})	Output Enable Input
\overline{PGM} (\overline{P})	Program Enable Input
V_{CC}	V_{CC} Supply Voltage
V_{PP}	Program Voltage Input
NC	No Internal Connection


Connection Diagrams

Device Type

CERDIP / CERPACK / PDIP



LCC / PLCC



Functional Description

Device Erasure

In order to clear all locations of their programmed contents, the device must be exposed to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase the device. This dosage can be obtained by exposure to an ultraviolet lamp with a wavelength of 2537Å and an intensity of 12,000 μW/cm² for 15 to 20 minutes. The device should be directly under and about one inch from the source, and all filters should be removed from the UV light source prior to erasure.

Note that all UV erasable devices will erase with light sources having wavelengths shorter than 4000Å, such as fluorescent light and sunlight. Although the erasure process happens over a much longer time period, exposure to any light source should be prevented for maximum system reliability. Simply cover the package window with an opaque label or substance.

Device Programming

Upon delivery, or after each erasure, the device has all of its bits in the "ONE", or HIGH state. "ZEROS" are loaded into the device through the programming procedure.

The device enters the programming mode when 12.75V ± 0.25V is applied to the V_{PP} pin, and both \overline{CE} & \overline{PGM} are at

V_{IL} .

For programming, the data to be programmed is applied 8 bits in parallel to the data pins.

The programming algorithm uses a 100 μ s programming pulse and gives each address only as many pulses as needed to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum pulses allowed is reached. This process is repeated while sequencing through each address of the device. This part of the algorithm is done with $V_{CC} = 6.25$ V to assure that each bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{CC} = V_{PP} = 5.25$ V.

Program Inhibit

Programming different data to multiple devices in parallel is easily accomplished. Except for \overline{CE} , all like inputs of the devices may be common. A TTL low-level program pulse applied to one device's \overline{CE} input with $V_{PP} = 12.75$ V \pm 0.25 V and \overline{PGM} LOW will program that particular device. A high-level \overline{CE} input inhibits the other devices from being programmed.

Program Verify

Verification should be performed on the programmed bits to determine that they were correctly programmed. Verify should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Autoselect Mode

The autoselect mode provides manufacturer and device identification through identifier codes on DQ0–DQ7. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the device. To activate this mode, the programming equipment must force V_H on address line A9. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} (that is, changing the address from 00h to 01h). All other address lines must be held at V_{IL} during the autoselect mode. Byte 0 ($A0 = V_{IL}$) represents the manufacturer code, and Byte 1 ($A0 = V_{IH}$), the device identifier code. Both codes have odd parity, with DQ7 as the parity bit.

Read Mode

To obtain data at the device outputs, Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) must be driven low. \overline{CE} controls the power to the device and is typically used to select the device. \overline{OE} enables the device to output data, independent of device selection. Addresses must be stable for at least t_{ACC} – t_{OE} .

Standby Mode

The device enters the CMOS standby mode when \overline{CE} is at $V_{CC} \pm 0.3$ V. Maximum V_{CC} current is reduced to 100 μ A. The device enters the TTL-standby mode when \overline{CE} is at V_{IH} . Maximum V_{CC} current is reduced to 1.0 mA. When in either standby mode, the device places its outputs in a high-impedance state, independent of the \overline{OE} input.

Output OR Connection

To accommodate multiple memory connections, a two-line control function provides:

- Low memory power dissipation
- Assurance that output bus contention will not occur.

\overline{CE} should be decoded and used as the primary device selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. As a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inductance) should be used on each device between V_{CC} and V_{SS} to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE Select Table

Mode	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{PGM}}$	A ₀	A ₉	V _{PP}	Outputs	Notes
Read	V _{IL}	V _{IL}	X	X	X	X	D _{OUT}	\1
Output Disable	X	V _{IH}	X	X	X	X	High Z	\1
Standby (TTL)	V _{IH}	X	X	X	X	X	High Z	\1
Standby (CMOS)	V _{CC} ±0.3V	X	X	X	X	X	High Z	\1
Program	V _{IL}	X	V _{IL}	X	X	V _{PP}	D _{IN}	\1
Program Verify	V _{IL}	V _{IL}	V _{IH}	X	X	V _{PP}	D _{OUT}	\1
Program Inhibit	V _{IH}	X	X	X	X	V _{PP}	High Z	\1
Manufacturer Code	V _{IL}	V _{IL}	X	V _{IL}	V _H	X	01h	\1 \2 \3 \4
Device Code	V _{IL}	V _{IL}	X	V _{IH}	V _H	X	15h	\1 \2 \3 \4

Notes:

\1 X = Either V_{IH} or V_{IL}\2 V_H = 12.0V ± 0.5V\3 A₁-A₈ & A₁₀-A₁₂ = V_{IL}

\4 Device Manufacture Code and Device ID match original AMD device for programming compatibility

Absolute Maximum Ratings

Stresses above the AMR may cause permanent damage, extended operation at AMR may degrade performance and affect reliability

Condition	Units	Notes
Power Supply (V _{CC})	-0.6 to +7.0 Volts DC	
Voltage with Respect to V _{SS}		
All pins except A ₉ , V _{PP} , V _{CC}	-0.6 to V _{CC} +0.6 Volts	\5 \9
A ₉ and V _{PP}	-0.6 to 14 Volts	\6 \9
Storage Temperature Range	-65 to +150 °C	\7
Lead Temperature (soldering, 10 seconds)	+300 °C	
Junction Temperature (T _J)	+150 °C	\7
Maximum Operating Temperature		
Commercial Devices	0 to 70 °C	\7 \8
Industrial Devices	-40 to 85 °C	\7 \8
Military Temperature Range	-55 to 125 °C	\7 \8
Data Retention	10 Years, minimum	
Device must not be removed from or inserted into a socket when V _{CC} or V _{PP} is applied.		

Recommended Operating Conditions

Condition	Units	Notes
Supply Voltage Range (V _{CC})	4.5 to 5.5 Volts DC	
Input or Output Voltage Range	0.0 to V _{CC} Volts DC	\5 \6
Minimum High-Level Input Voltage (V _{IH})	2.0 Volts DC	
Maximum Low-Level Input Voltage (V _{IL})	0.8 Volts DC	
Case Operating Range (T _c)		
Commercial Devices	0 to 70 °C	\7 \8
Industrial Devices	-40 to 85 °C	\7 \8
Military Temperature Range	-55 to 125 °C	\7 \8

\5 – Minimum DC Input Voltage on input or I/O pins –0.5V. During voltage transitions, the input may overshoot V_{SS} to –

2.0V for periods of up to 20ns. Maximum DC voltage on input and I/O pins is $V_{CC}+0.5V$. During transitions, input and I/O pins may overshoot to $V_{CC}+2.0V$ for periods up to 20ns.

\6 – Minimum DC Input Voltage on A_9 is $-0.5V$. During voltage transitions, A_9 and V_{PP} may overshoot V_{SS} to $-2.0V$ for periods of up to 20ns. A_9 and V_{PP} must not exceed $+13.5V$ at any time.

\7 – Do not exceed $125^{\circ}C$ T_C or T_J for plastic package devices.

\8 – Maximum PD, Maximum T_J Are Not to Be Exceeded.

\9 – During transitions, the inputs may undershoot to $-2.0V$ dc for periods less than 20 ns.

\10 – V_{PP} may be connected directly to V_{CC} except during programming.

\11 – Qualification Only.

\12 – If not tested, shall be guaranteed to the limits specified.

TABLE I – ELECTRICAL PERFORMANCE CHARACTERISTICS

Test	Symbol	Conditions $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ Unless Otherwise Specified	Min	Max	Unit
Input Load Current	I_{LI}	$V_{IN} = 5.5V$ or $0.0V$ All other inputs at either V_{CC} or GND	-10.0	+10.0	μA
Output Leakage Current	I_{LO}	$V_{OIT} = 5.5V$ or $0.0V$	-10.0	+10.0	μA
Operating Current, TTL	$I_{CC\ TTL}$	$\overline{OE} (\overline{G}) = V_{IL}$ 70ns		65	mA
		$\overline{CE} (\overline{E}) = V_{IL}$ 90ns		75	mA
		$V_{PP} = V_{CC}$ 120ns		65	mA
		$O_0-O_7 = 0\ mA$ 150ns		60	mA
		$f = 5\ MHz$ 200ns		30	mA
		250ns		30	mA
		350ns		25	mA
Operating Current, CMOS	$I_{CC\ CMOS}$	$\overline{OE} (\overline{G}) = 0\ Vdc$ 70ns		70	mA
		$\overline{CE} (\overline{E}) = 0\ Vdc$ 90ns		60	mA
		$V_{PP} = V_{CC}$ 120ns		55	mA
		$O_0-O_7 = 0\ mA$ 150ns		50	mA
		$f = 5\ MHz$ 200ns		10	mA
		All other inputs 250ns		10	mA
		at V_{CC} or GND 350ns		10	mA
Standby Current, TTL	$I_{SB\ TTL}$	$\overline{OE} (\overline{G}) = V_{IH}$ 70ns		15	mA
		$\overline{CE} (\overline{E}) = V_{IH}$ 90ns		2	mA
		$f = 0\ MHz$ 120ns		2	mA
		$O_0-O_7 = \text{disabled}$ 150ns		2	mA
		200ns		1	mA
		250ns		1	mA
		350ns		1	mA

TABLE I – ELECTRICAL PERFORMANCE CHARACTERISTICS

Test	Symbol	Conditions -55°C ≤ TA ≤ +125°C Unless Otherwise Specified	Min	Max	Unit
Standby Current, CMOS	I _{SB} CMOS	$\overline{OE} (\overline{G}) = V_{CC}$ 70ns		500	μA
		$\overline{CE} (\overline{E}) = V_{CC}$ 90ns		200	μA
		f = 0 MHz 120ns		200	μA
		O ₀ -O ₇ = disabled 150ns		200	μA
		200ns		140	μA
		250ns		140	μA
		350ns		140	μA
V _{PP} Read Current	I _{PP}	V _{PP} = V _{CC} , $\overline{CE} (\overline{E}) = V_{CC} \pm 0.2V$		100	μA
Input Low Voltage	V _{IL}	V _{PP} = V _{CC}		0.8	V
Input High Voltage	V _{IH}	V _{PP} = V _{CC}	2.0		V
Output Low Voltage	V _{OL}	V _{IL} =0.8V, V _{IH} =2.0V I _{OL} = 2.1mA	All except 70ns	0.45	V
			70ns only	0.40	V
Output High Voltage	V _{OH}	V _{IL} =0.8V, V _{IH} =2.0V I _{OL} = -400 μA	2.4		V
Output Short Circuit Current	I _{OS}	V _{CC} = 5.5V, V _{OUT} = 0.0V Duration not to exceed 1 second, one output at a time		100	mA
V _{PP} Read Voltage <u>\10</u>	V _{PP}		V _{CC} - 0.7	V _{CC}	V
Input Capacitance <u>\11</u>	C _{IN}	V _{IN} = 0V		10	pF
Output Capacitance <u>\11</u>	C _{OUT}	V _{OUT} = 0V		12	pF
Address to Output Delay	t _{ACC}	$\overline{OE} (\overline{G}) = V_{IL}$ 70ns		70	ns
		$\overline{CE} (\overline{E}) = V_{IL}$ 90ns		90	ns
		V _{PP} = V _{CC} 120ns		120	ns
		150ns		150	ns
		200ns		200	ns
		250ns		250	ns
		350ns		350	ns

TABLE I – ELECTRICAL PERFORMANCE CHARACTERISTICS

Test	Symbol	Conditions -55°C ≤ TA ≤ +125°C Unless Otherwise Specified	Min	Max	Unit
$\overline{\text{CE}}$ to Output Delay	T_{CE}	$\overline{\text{OE}} (\overline{\text{G}}) = V_{\text{IL}}$ 70ns		70	ns
		$V_{\text{PP}} = V_{\text{CC}}$ 90ns		90	ns
		120ns		120	ns
		150ns		150	ns
		200ns		200	ns
		250ns		250	ns
		350ns		350	ns
$\overline{\text{OE}}$ to Output Delay	T_{OE}	$\overline{\text{CE}} (\overline{\text{E}}) = V_{\text{IL}}$ 70ns		30	ns
		$V_{\text{PP}} = V_{\text{CC}}$ 90ns		30	ns
		120ns		35	ns
		150ns		45	ns
		200ns		75	ns
		250ns		100	ns
		350ns		120	ns
$\overline{\text{OE}}$ High to Output Float <u>12</u>	T_{DF}	$\overline{\text{CE}} (\overline{\text{E}}) = V_{\text{IL}}$ 70ns	0	25	ns
		$V_{\text{PP}} = V_{\text{CC}}$ 90ns	0	25	ns
		120ns	0	35	ns
		150ns	0	40	ns
		200ns	0	55	ns
		250ns	0	55	ns
		350ns	0	105	ns
Output hold from Addresses, $\overline{\text{OE}}$ or $\overline{\text{CE}}$ Whichever Occurred First <u>12</u>	T_{OH}	$\overline{\text{CE}} (\overline{\text{E}}) = V_{\text{IL}}$ 70ns	10		ns
		$\overline{\text{OE}} (\overline{\text{G}}) = V_{\text{IL}}$ 90ns	0		ns
		$V_{\text{PP}} = V_{\text{CC}}$ 120ns	0		ns
		150ns	0		ns
		200ns	0		ns
		250ns	0		ns
		350ns	0		ns

Ordering Information

Part Number	Package (Mil-Std-1835)	Generic
8510201YA	GDIP1-T28 CDIP2-T28 (DIP)	QP27C64-25/YA
8510201ZA	CQCC1-N32 (LCC)	QP27C64-25/ZA
8510202YA	GDIP1-T28 CDIP2-T28 (DIP)	QP27C64-35/YA
8510202ZA	CQCC1-N32 (LCC)	QP27C64-35/ZA
8510203YA	GDIP1-T28 CDIP2-T28 (DIP)	QP27C64-20/YA
8510203ZA	CQCC1-N32 (LCC)	QP27C64-20/ZA
8510204YA	GDIP1-T28 CDIP2-T28 (DIP)	QP27C64-90/YA
8510204ZA	CQCC1-N32 (LCC)	QP27C64-90/ZA
8510205YA	GDIP1-T28 CDIP2-T28 (DIP)	QP27C64-12/YA
8510205ZA	CQCC1-N32 (LCC)	QP27C64-12/ZA
8510206YA	GDIP1-T28 CDIP2-T28 (DIP)	QP27C64-15/YA
8510206ZA	CQCC1-N32 (LCC)	QP27C64-15/ZA
8510207YA	GDIP1-T28 CDIP2-T28 (DIP)	QP27C64-70/YA
8510207ZA	CQCC1-N32 (LCC)	QP27C64-70/ZA

QP Semiconductor supports Source Control Drawing (SCD), and custom package development for this product family.

Notes:

Package outline information and specifications are defined by Mil-Std-1835 package dimension requirements.

“-MIL” products manufactured by QP Semiconductor are compliant to the assembly, burn-in, test and quality conformance requirements of Test Methods 5004 & 5005 of Mil-Std-883 for Class B devices. This datasheet defines the electrical test requirements for the device(s).

The listed drawings, Mil-PRF-38535, Mil-Std-883 and Mil-Std-1835 are available online at <http://www.dscc.dla.mil/>

Additional information is available at our website <http://www.qpsemi.com>