TOSHIBA

Preliminary
TMP92CW10F

Specification

Revision 1.1 17 January 2001

Histor

Revision	Date	Note
1.0	28 Dec. 2000	Initial draft
1.1	17 Jan. 2001	A mistake correction

CMOS 32-bit Micro-controller

TMP92CW10F

Preliminary

1. Outline and Device Characteristics

TMP92CW10 is high-function 32-bit microcontroller incorporating Toshiba's proprietary TLCS-900/H1 CPU. It is suitable for various embedded control equipment applications which require high-spped-processing data capability.

The product comes in a compact 100-pin flat package and tus help to meet user system requirements for high-density mounting.

(1) CPU: 32-bit CPU (900/H1 CPU)

Compatible with TLCS-900, 900/L, 900/H, 900/L1 and 900/H2's instruction code

16Mbytes of linear address space

General-purpose register and register banks

Micro DMA: 8channels. 250ns / 4bytes (when operating internally at fc = 20 MHz)

(2) Minimum instruction execution time: 50ns (when operating internally at fc = 20 MHz)

Internal data bus: 32-bit

(3) Internal memory

Internal RAM: 6Kbyte (can use for code section)

Internal ROM: 128Kbyte Mask ROM

(4) External memory expansion

16M-byte linear address space (memory mapped I/O)

External data bus: 8-bit

* Can't use upper address bus when built-in I/Os are selected

(5) Memory controller

Chip select output: 1 channel

(6) 8-bit timer: 8 channels

8-bit interval timer mode (8 channels)

16-bit interval timer mode (4 channels)

8-bit programmable pulse generation (PPG) output mode (4 channels)

8-bit pulse width modulation (PWM) output mode (4 channels)

(7) 16-bit timer: 2 channels

16-bit interval timer mode

16-bit event counter mode

16-bit programmable pulse generation (PPG) output mode

Frequency measurement mode

Pulse width measurement (PWM) mode

Time differential measurement mode

(8) Serial interface: 2 channels

I/O interface mode

Universal asynchronous receiver transmitter (UART) mode

(9) Serial expansion interface: 2 channels

Baud rate 8/4/2/0.5Mbps at fc=20MHz.

(10) Serial bus interface: 2 channels

Clocked-synchronous mode

I²C bus mode

(11) 10-bit A/D converter: 12 channels

A/D conversion time 8µsec at fc=20MHz.

Total tolerance ±3LSB (excluding quantization error)

Scan mode for all 12channels

- (12) Watch dog timer
- (13) Interrupt controller

32 internal interrupts
Any one of 7 intrrupt priority lebels can be set (but not for NMI)

9 external interrupts

- (14) I/O Port: 70pins
- (15) Power supply voltage

 $VCC5 = 5V \pm 10\%$ (4.5V to 5.5V)

 $VCC3 = 3.3V \pm 0.3V$ (3V to 3.6V)

- (17) Operating temperature: -40 to 85 °C
- (18) Package: 100-pin LQFP (14×14×1.4 mm. 0.5 mm pitch)




Figure 1 TMP92CW10 block diagram

2. Pin Assignment and Functions

2.1 Pin Assignment




Figure 2.1 Pin Assignment

2.2 Pin names and functions

The following table shows the names and functions of the input/output pi

Pin Name	Number of pins	In/Out			
P00P07	8 (CMOS)		Port 0: I/O port. Input or output specifiable in units of bits.		
D0D7	(TTL)		Data: Data bus 0 to 7.		
P40P47	8 in/out		Port4: I/O port. Input or output specifiable in units of bits.		
A0A7		out	Address: Address bus 0 to 7.		
P70	1	in/out	Port70: I/O port.		
RD		out	Read: Outputs strobe signal to read external memory.		
<u>P71</u>	1	i	Port 71: I/O port.		
WR	•	out	Write: Output strobe signal to write data on pins.		
P72	1	in/out	Port 72: I/O port.		
P73	4	in/out	Port 73: I/O port.		
CS	1	out	Chip select: Outputs "low" if address is within specified address area.		
P74	-1	in/out	Port 74: I/O port.		
CLKOUT2	1	out	Clock output 2: CLKOUT2 output 4 MHz clock at fc = 20 MHz.		
P75	4	in/out	Port 75: I/O port.		
WAIT	1	in	Wait: Signal used to request CPU bus wait.		
PC0		in/out	Port C0: I/O port.		
TIO	1	in	Timer input 0: Input pin for timer 0.		
INT1	in In		Interrupt request pin 1: Rising-edge interrupt request pin.		
PC1	l in/out		Port C1: I/O port.		
TO1			Timer output 1: Output pin for timer 1.		
PC2		in/out	Port C2: I/O port.		
TO3	1	out	Timer output 3: Output pin for timer 3.		
INT2		in	Interrupt request pin 2: Rising-edge interrupt request pin.		
PC3		ŀ	Port C3: I/O port.		
TI4	1	in	Timer input 4: Input pin for timer 4.		
INT3		in	Interrupt request pin 3: Rising-edge interrupt request pin.		
PC4	1		Port C4: I/O port.		
TO5			Timer output 5: Output pin for timer 5.		
PC5	_		Port C5: I/O port.		
TO7	1	Out	Timer output 7: Output pin for timer 7.		
INT4		In	Interrupt request pin 4: Rising-edge interrupt request pin.		
PD0		In/out	Port D0: I/O port.		
TI8	-1	In	Timer input 8: Input pin for timer 8.7		
INT5	1	In	Interrupt request pin 5: Interrupt request pin with programmable rising/falling		
100		l out	edge. Address: Address bus 8.		
A8		out			
PD1		in/out	Port D1: I/O port. Timer input 9: Input pin for timer 9.		
T19 INT6	1	in	I imer input 9: input pin for timer 9: Interrupt request pin 6: Rising-edge interrupt request pin.		
		in out	Address: Address bus 9.		
A9		Juui	Audress. Audress bus &		

Pin Name	Number of pins	In/Out				
PD2		in/out	Port D2: I/O port.			
TO8	1	out	Timer output 8: Output pin for timer 8			
A10		out	Address: Address bus 10.			
PD3		in/out	Port D3: I/O port.			
TO9	1	out	Timer output 9: Output pin for timer 9			
A11		out	Address: Address bus 11.			
PD4		in/out	Port D4: I/O port.			
TIA		in	Timer input A: Input pin for timer A			
INT7	1	in	Interrupt request pin 7: Interrupt request pin with programmable rising/falling			
			edge.			
A12		out	Address: Address bus 12.			
PD5		in/out	Port D5: I/O port.			
TIB	1	in	Timer input B: Input pin for timer B.			
A13		out	Address: Address bus 13.			
PD6		in/out	Port D6: I/O port.			
TOA	1	out	Timer output A: Output pin for timer A.			
A14		out	Address: Address bus 14.			
PD7		in/out	Port D7: I/O port.			
TOB	1	out	Timer output B: Output pin for timer B.			
A15		out	Address: Address bus 15.			
PF0	•	in/out	Port F0: I/O port.			
TXD0	1	out	Serial transmission data 0.			
PF1	1	in/out	Port F1: I/O port.			
RXD0	1	in	Serial receive data 0.			
PF2		in/out	Port F2: I/O port.			
SCLK0	1	in/out	Serial clock input/output 0.			
/CTS0		in	Serial data ready to send 0. (Clear-to-send)			
PF3	1	in/out	Port F3: I/O port.			
TXD1	1	out	Serial transmission data 1.			
PF4		in/out	Port F4: I/O port.			
RXD1	1	in	Serial receive data 1.			
PF5		in/out	Port F5: I/O port.			
SCLK1	1	in/out	Serial clock input/output 1.			
/CTS1		in	Serial data ready to send 0. (Clear-to-send)			
PF6	1	in/out	Port F6: I/O port.			
PF7	1	in/out	Port F7: I/O port.			
PG0PG7	8	in	Port G: Input-only port.			
ANOAN7	8	in	Analog input 0 to 7: AD converter input pins.			
PL0PL3	4	in	Port L0 to L3: Input-only port.			
AN8AN11	4	in	Analog input 8 to 11: AD converter input pins.			
PM0		in/out	Port M0: I/O port.			
$\overline{SS0}$	1	in	SEI slave select input 0.			
A16		out	Address: Address bus 16			
PM1		in/out	Port M1: I/O port.			
MOSI0	1	in/out	SEI master output. slave input 0.			
A17		out	Address: Address bus 17.			
PM2		in/out	Port M2: I/O port.			
MISO0	1	in/out	SEI master input. slave output 0.			
A18		out	Address: Address bus 18.			

Pin Name	Number of pins	In/Out	Function		
PM3		in/out	Port M3: I/O port.		
SECLK0	1	in/out	SEI clock input/output 0.		
A19		out	Address: Address bus 19.		
PM4		in/out	Port M4: I/O port.		
SSI	1	in	SEI slave select input.		
A20		out	Address: Address bus 20.		
PM5	_		Port M5: I/O port.		
MOSI1	1		SEI master output. slave input 1.		
A21		out	Address: Address bus 21.		
PM6	•		Port M6: I/O port.		
MISO1 A22	1	l I	SEI master input, slave output 1. Address: Address bus 22.		
PM7		out in/out			
SECLK1	1		Port M7: I/O port. SEI clock input/output 1.		
A23	1	out	Address: Address bus 23		
PN0			Port NO: I/O port.		
SCK0	1		SBI interface 0: clock during SIO mode		
PN1		in/out	Port N1: I/O port.		
SOO	1	out	SBI interface 0: output data at SIO mode		
SDA0	1		SBI interface 0: data at 1 ² C mode		
PN2		in/out	Port N2: I/O port.		
SI0	1	in	SBI interface 0: input data at SIO mode		
SCL0		in/out	SBI interface 0: clock at I ² C mode		
PN3	1	in/out	Port N3: I/O port.		
SCK1	1	in/out	SBI interface 1: clock during SIO mode		
PN4		in/out	Port N4: I/O port.		
SO1	1	out	SBI interface 1: output data at SIO mode		
SDA1			SBI interface 1: data at I ² C mode		
PN5		in/out	Port N5: I/O port.		
SI1	1	in	SBI interface 1: input data at SIO mode		
SCL1		in/out	SBI interface 1: clock at I ² C mode		
NMI	1	in	Non-maskable interrupt: Interrupt request pin with programmable falling or both falling and rising edge.		
INTO	1	in	Interrupt request pin 0: Interrupt request pin with programmable level/rising-edge.		
AM0,1	2	in	Address Mode selection: Connect AM0 and AM1 pins to VCC.		
TEST0.1	2	in	TEST mode pins :Input "low" when using		
CLKOUT1	1	out	Programmable clock output 1		
X1/X2	2	in/out	Oscillator connecting pins. Input 3.3V clock signal using external clock.		
RESET	1	in	Reset : Initializes the device.		
VREFH	1	in	AD reference voltage high		
VREFL	1	in	AD reference voltage low		
ADVCC	1	-	Power supply pin for AD converter		
ADVSS	1		GND pin for AD converter		

Pin Name	Number of pins	In/Out	Function	
DVCC5	4	-	Power supply pins (+5V): Conect all DVCC5 pins to 5V power supply.	
DVSS5	4	-	ND 5V: Connect all DVSS pins to GND (0V).	
DVCC3	4		Power supply pins (+3.3V): Connect all DVCC pins to 3.3V power supply.	
DVSS3	4	-	GND 3.3V: Connect all DVSS3 pins to GND.(0V)	

3. OPERATION

This section describes the functions and the basic operation of the TMP92CW10.

3.1 CPU

The CPU functions exclusive to the TMP92CW10 are explained here.

3.1.1 CPU Outline

TMP92CW10 devices have a built-in high-performance 32-bit CPU (the TLCS-900/H1 CPU). (For basics of the CPU for more information about the TLCS-900/H2 CPU, please refer to the previous chapter).

Details of the TMP92CW10 CPU are as follows:

Table 3.1.1	Outline of CPU
Pug	94 bit

Width of CPU Address Bus	24-bit			
Width of CPU Data Bus	32-bit			
Internal Operating Frequency	20MHz			
Minimum Bus Cycle	1-clock access (50ns @20MHz)			
Internal RAM	32-bit 1-clock access			
Internal ROM	32-bit 1-clock access			
Internal I/O	8/16-bit 2-clock access TLCS-900/H1 I/O			
	8/16-bit 5 to 6-clock access TLCS-900/L1 I/O			
External Device	8-bit 2-clock access			
	(can insert some waits)			
Minimum Instruction	1-clock(50ns @20MHz)			
Execution Cycle				
Conditional Jump	2-clock(100ns@20MHz)			
Instruction Queue Buffer	12-byte			
Instruction Set	Compatible with TLCS-900/L1, TLCS-900/H2			
	(LDX instructions have been omitted.)			
CPU mode	Only maximum mode			
Micro DMA	8-channel			

3.1.2 Reset Operation

When resetting the TMP92CW10 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the RESET input Low for at least20 system clocks($4\,\mu$ s). At reset the clock doubler is bypassed and system clock operates at 5MHz(fc=20MHz).

When the Reset has been accepted, the CPU performs the following:

• Sets the Program Counter (PC) as follows in accordance with the Reset Vector stored at address FFFF00H~FFFF02H:

PC<0~7> ← data in location FFFF00H PC<8~15> ← data in location FFFF01H PC<16~23> ← data in location FFFF02H

- Sets the Stack Pointer (XSP) to 00000000H.
- Sets bits <IFF0~IFF2> of the Status Register (SR) to 111 (thereby setting the Interrupt Level Mask Register to level 7).
- Clears bits <RFP0~RFP1> of the Status Register to 00 (thereby selecting Register Bank 0).

When the Reset is released, the CPU starts executing instructions according to the

Program Counter settings. CPU internal registers not mentioned above do not change when the Reset is released.

When the Reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers as table of "Special Function Register" in Section 5.
- Sets the port pins, including the pins that also act as internal I/O, to General-Purpose Input or Output Port Mode.

When the RESET input pin is released High, the internal reset is released.

After a power-on reset, the operation of the memory controller cannot be guaranteed until the power supply becomes stable. External memory data receives befor e the TNP92CW10 was turned on may be corrupted since the control signals will be unstable until the power supply has stabilized after the power-on reset.




Figure 3.1.1 Power on Reset Timing Example

3.1.3 Setting of TEST0, TEST1, AM0, AM1

Connect TEST0.TEST1 pin to "GND". set AM0.AM1 pin to "1" to use.

Table 3.1.2 Operation ModeSetup Table

On anation Made	Input pin for mode setting					
Operation Mode	RESET	AM1	AM0	TEST1	TEST0	
Single-chip Mod	\mathcal{I}	1	1	0	0	

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP92CW10.




Figure 3.2.1 Memory Map

- Note1: Provisional emulator control area is for emulator, it is mapped F00000H to F10000H address after reset.
- Note2: Don't use the last 16-byte area (FFFFF0H to FFFFFFH). This area is reserved.
- Note3: When the provisional emulator control area is accessed, the WR and RD signals are output. For this reason, care should be exercised when the expanded memory area is used.

3.3 The Clock Function and Standby Function

3.3.1 Block diagram of system clock




Figure 3.3.1 Block Diagram of System clock

3.3.2 Standby controller

(1) Halt Modes

When the HALT instruction is executed, the operating mode switches to Idle2, Idle1 or Stop Mode, depending on the content s of th@LKMOD<HALTM1,HALTM0> register.

The subsequent actions performed in each mode are as follows:

① IDLE2: The CPU only is halted.

In Idle2 Mode internal I/O operations can be performed by setting the following registers.

Table 3.3.1 Shows the registers of setting operation during Idle2 Mode

Table 3.3.1 Shows the registers of setting operation during Idle2 Mode

	3 1
Internal I/O	SFR
TIMER0,TIMER1	TRUN01 <i2t01></i2t01>
TIMER2,TIMER3	TRUN23 <i2t23></i2t23>
TIMER4,TIMER5	TRUN45 <i2t45></i2t45>
TIMER6,TIMER7	TRUN67 <i2t67></i2t67>
TIMER8	TRUN8 <i2t8></i2t8>
TIMERA	TRUNA <i2ta></i2ta>
SIO0	SC0MOD1 <i2s0></i2s0>
SIO1	SC1MOD1 <i2s1></i2s1>
SBI0	SBI0BR0 <i2sbi0></i2sbi0>
SBI1	SBI1BR0 <i2sbi1></i2sbi1>
A/D converter	ADMOD1 <i2ad></i2ad>
WDT	WDMOD <i2wdt></i2wdt>

- ② Idle1: Only the oscillator continue to operate.
- 3 Stop: All internal circuits stop operating.

The operation of each of the different Halt Modes is described in Table 3.3.2.

Table 3.3.2 I/O operation during Halt Modes

Halt Mode		ldle2	ldle1	Stop		
CLKMOD <haltm1:0></haltm1:0>		11	10	01		
	CPU	Halt				
	I/O ports	Maintain same state as when HALT instruction was executed.		See Table 3.3.5		
	8-bit TMR, 16-bit TMR		Stopped			
Disale	SIO, SBI	Can be selected				
Block	A/D converter	Can be selected				
	WDT					
	CAN, SEI	Operational				
L	Interrupt controller	Operational				

(2) How to clear a Halt mode

The Halt state can be cleared by a Reset or by an interrupt request. The combination of the value in <IFF0~IFF2> of the Interrupt Mask Register and the current Halt mode determine in which ways the Halt mode may be cleared. The details associated with each type of Halt state clearance are shown in Table 3.35.

· Clearance by interrupt request

Whether or not the Halt mode is cleared and subsequent operation depends on the status of the generated interrupt. If the interrupt request level set before execution of the HALT instruction is greater than or equal to the value in the Interrupt Mask Register, the following sequence takes place: the Halt mode is cleared, the interrupt is then processed, and the CPU then resumes execution starting from the instruction following the HALT instruction. If the interrupt request level set before execution of the HALT instruction is less than the value in the Interrupt Mask Register, the Halt mode is not cleared. (If a non-maskable interrupt is generated, the Halt mode is cleared and the interrupt processed, regardless of the value in the Interrupt Mask Register.)

However, for INTO only, even if the interrupt request level set before execution of the HALT instruction is less than the value in the Interrupt Mask Register, the Halt mode is cleared. In this case, the interrupt is not processed and the CPU resumes execution starting from the instruction following the HALT instruction. The interrupt request flag remains set to 1.

· Clearance by Reset

Any Halt state can be cleared by Reset.

When Stop Mode is cleared by RESET signal, sufficient time

(at least 10ms@20MHz) must be allowed after the Reset for the operation of the oscillator and clock doubler to stabilize.

When a Halt mode is cleared by resetting, the contents of the internal RAM remain the same as they were before execution of the HALT instruction. However, all other settings are re-initialized. (Clearance by an interrupt affects neither the RAM contents nor any other settings – the state which existed before the HALT instruction was executed is retained.)

	Status of Received Interrupt		Interrupt Enabled (interrupt level) ≥ (interrupt mask)			Interrupt Disabled (interrupt level) < (interrupt mask)		
		Halt mode	Idle2 Idle1 Stop		Idle2	Idle1	Stop	
		NMI	•	Ø	© *1		-	-
ø		INTWDT	•	×	×	_	-	-
clearance		INTO	•	•	⊚ "1	0	0	o ^{*1}
ä		INT1 to 7	•	×	х	×	×	×
용		INTTO to 7	•	×	×	×	×	×
ē	igh	INTTR8 to B	•	×	×	×	×	×
Halt state	Interrupt	INTTO8, INTTOA	•	×	×	×	×	×
l ≝	<u>t</u>	INTRX0 to 1, TX0 to	•	×	×	×	×	×
		INTCR, INTCT, INTCG	•	×	×	×	×	×
ō		INTSEM0, E0, R0, T0	•	×	×	×	×	×
8		INTSEM1, E1, R1, T1	•	×	×	×	×	×
Source		INTSBE0, S0, E1, S1	•	×	×	×	×	×
lo	ν INTAD		•	×	×	×	×	×
		RESET	•	0	•	8	9	0


Table 3.3.3 Source of Halt state clearance and Halt clearance operation

- (RESET initializes the microcont.)
- O: After clearing the Halt mode, CPU resumes executing starting from instruction following the HALT instruction.
- ×: Cannot be used to clear the Halt mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level.

 There is not this combination type.
- *1: The Halt mode is cleared when the warm-up time has elapsed.
- Note 1: When the Halt mode is cleared by an INT0 interrupt of the level mode in the interrupt enabled status, hold level H until starting interrupt processing. If level L is set before holding level H, interrupt processing is not correctly started.
- Note 2: If one of the external interrupts INT5~INT7 is generated in Idle2 Mode, TRUN8<I2T8> and TRUNA<I2TA> are set to 1

(Example - clearing Idle1 Mode)

An INTO interrupt clears the Halt state when the device is in Idle1 Mode.



(3) Operation

① Idle2 Mode

In Idle2 Mode only specific internal I/O operations, as designated by the Idle2 Setting Register, can take place. Instruction execution by the CPU stops.

Figure 3.3.2 illustrates an example of the timing for clearance of the Idle2 Mode Halt state by an interrupt.




Figure 3.3.2 Timing chart for Idle2 Mode Halt state cleared by interrupt

② Idle1 Mode

In Idle1 Mode, only the internal oscillator continue to operate. The system clock in the MCU stops.

In the Halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the Halt state (i.e. restart of operation) is synchronous with it.

Figure 3.3.3 illustrates the timing for clearance of the Idle1 Mode Halt state by an interrupt.




Figure 3.3.3 Timing chart for Idle1 Mode Halt state cleared by interrupt

3 Stop Mode

When Stop Mode is selected, all internal circuits stop, including the internal oscillator Pin status in Stop Mode depends on the settings in the WDMOD<DRVE> register. Table 3.3.5 summarizes the state of these pins in Stop Mode.

After Stop Mode has been cleared system clock output starts when the warm-up time and clock doubler stable time have elapsed, in order to allow oscillation and clock doubler to stabilize. Figure 3.3.4 illustrates the timing for clearance of the Stop Mode Halt state by an interrupt.

STOP mode can only be released by an NMI pin or INTO pin interrupt, or by reset.

When STOP mode is released by other than reset, the system clock starts its output after the time set by the warm-up counter for the internal oscillation to stabilize. When using reset to release stop mode, input reset signals long enough for stable oscillation and clock doubler stable time.

In systems with an external oscillator, the warm-up counter also operates when STOP mode is released. Therefore, such systems also require a warm-up time between input of release signals and system clock output.




Figure 3.3.4 Timing chart for Stop Mode Halt state cleared by interrupt

Table 3.3.4 Sample warm-up time and clock doubler stable time after clearance of Stop Mode fc=20MHz

	CLKMOD <warm></warm>		
	0 1		
Warm-up tim	1.6 ms (2 ¹⁵ /fc)	6.6 ms (2 ¹⁷ /fc)	
Clock doubler stable tim	1.6 ms (2 ¹⁵ /fc)	1.6 ms (2 ¹⁵ /fc)	

Table 3.3.5 Pin states in Stop Mode

Pin Names	I/O	<drve> = 0</drve>	<drve> = 1</drve>
P00 to 07	Input Mode	Invalid	Invalid
	Output Mode	Output	Output
	D0~D7	High-z	High-z
P40 to 47/A0 to 7	Input Mode	Invalid	Invalid
	Output Mode	High-z	Output
P70 to 75/ RD to WAIT	Input Mode	Invalid	Invalid
*Except P74/CLKOUT2	Output Mode	High-z	Output
P74/CLKOUT2	Input Mode	Invalid	Invalid
	Output Mode	High-z	Output
	CLKOUT2	Output	Output
PC0 to PC5/TI0 to TO7	Input Mode	Invalid	Invalid
	Output Mode	High-z	Output
PD0 to PD7/TI8 to TOB	Input Mode	Invalid	Invalid
	Output Mode	High-z	Output
PF0 to PF7/TXD0 to RX	Input Mode	Invalid	Invalid
	Output Mode	High-z	Output
PG0 to PG7/AN0 to AN7	Input Mode	Invalid	Invalid
PL0 to PL3/AN8 to AN11	Input Mode	Invalid	Invalid
PM0 to PM7	Input Mode	invalid	Invalid
/SS0 to SECLK1	Output Mode	High-z	Output
PN0 to PN5	Input Mode	Invalid	Invalid
/SCK0 to SI1	Output Mode	High-z	Output
NMi	Input pin	Input	Input
INT0	Input pin	Input	Input
RESET	Input	Input	Input
AMO, AM1	Input	Input	Input
TEST0, TEST1	Input	Input	Input
X1	Input	Invalid	Invalid
X2	Output	H Level Output	H Level Output
CLKOUT1	Output	Output (PU)	Output (PU) @TMP94FD53F (Note)
		Output	Output @TMP92CW10F

Input: Input gate in operation. Input voltage should be fixed to L or H so that input pin stays constant.

Output: Output state

Invalid: Input pin invalid

High-z: Output pin High-Impedance

PU: A pull-up is always carried out.

Note: CLKOUT1 pin may be in the state of "Lo" level output at Stop mode.

Please set CLKMOD <CLKOE> bit to "0" and be sure to forbid CLKOUT1 output, before the

"HALT" instruction is executed.

3.4 Interrupts

Interrupts are controlled by the CPU Interrupt Mask Register <IFF20> (reflected by bits 12 to 14 of the Status Register) and by the built-in interrupt controller.

The TMP92CW10 has a total of 58 interrupts divided into the following five types:

Interrupts generated by CPU: 9 sources

- Software interrupts: 8 sources
- Illegal Instruction interrupt: 1 source

Internal interrupts: 43 sources

- Internal I/O interrupts: 32 sources
- Micro DMA Transfer End interrupts: 8 sources

External interrupts: 9 sources

• Interrupts on external pins (NMI, INTO to INT7)

A fixed individual interrupt vector number is assigned to each interrupt source.

Any one of seven levels of priority can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority level of 7, the highest level.

When an interrupt is generated, the interrupt controller sends the priority of that interrupt to the CPU. When more than one interrupt are generated simultaneously, the interrupt controller sends the priority value of the interrupt with the highest priority to the CPU. (The highest priority level is 7, the level used for non-maskable interrupts.)

The CPU compares the interrupt priority level which it receives with the value held in the CPU Interrupt Mask Register <IFF2:0>. If the priority level of the interrupt is greater than or equal to the value in the Interrupt Mask Register, the CPU accepts the interrupt.

However, software interrupts and Illegal Instruction interrupts generated by the CPU are processed irrespective of the value in <IFF20>.

The value in the Interrupt Mask Register <IFF2:0> can be changed using the EI instruction (EI num sets <IFF2:0> to num). For example, the command EI 3 enables the acceptance of non-maskable interrupts and of maskable interrupts whose priority level, as set in the interrupt controller, is 3 or higher. The commands EI and EI 0 enable the acceptance of all non-maskable interrupts and of maskable interrupts with a priority level of 1 or above (hence both are equivalent to the command EI 1).

The DI instruction (sets <IFF2:0> to 7) is exactly equivalent to the EI 7 instruction. The DI instruction is used to disable all maskable interrupts (since the priority level for maskable interrupts ranges from 0 to 6). The EI instruction takes effect as soon as it is executed.

In addition to the general-purpose Interrupt Processing Mode described above, there is also a Micro DMA Processing Mode.

In Micro DMA Mode the CPU automatically transfers data in one-byte, two-byte or four-byte blocks; this mode allows high-speed data transfer to and from internal and external memory and internal I/O ports.

In addition, the TMP94FD53 also has a software start function in which micro DMA processing is requested in software rather than by an interrupt.

Figure 3.4.1 is a flowchart showing overall interrupt processing.




Figure 3.4.1 Interrupt and micro DMA processing sequence

3.4.1 General-purpose interrupt processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, in the case of software interrupts and Illegal Instruction interrupts generated by the CPU, the CPU skips steps @ and @ and executes only steps @. @ and @.

- The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same priority level have been generated simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt requests. (The default priority is determined as follows: the smaller the vector value, the higher the priority.)
- The CPU pushes the Program Counter (PC) and Status Register (SR) onto the top of the stack (pointed to by XSP).
- The CPU sets the value of the CPUs Interrupt Mask Register <IFF2:0> to the priority level for the accepted interrupt plus 1. However, if the priority level for the accepted interrupt is 7, the register's value is set to 7.
- The CPU increments the interrupt nesting counter INTNEST by 1.
- The CPU jumps to the address given by adding the contents of address FFFF00H + the interrupt vector, then starts the interrupt processing routine.

On completion of interrupt processing, the RETI instruction is used to return control to the main routine. RETI restores the contents of the Program Counter and the Status Register from the stack and decrements the Interrupt Nesting counter INTNEST by 1. Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request is received for an interrupt with a priority level equal to or greater than the value set in the CPU Interrupt Mask Register <IFF20>. the CPU will accept the interrupt. The CPU Interrupt Mask Register <IFF20> is then set to the value of the priority level for the accepted interrupt plus 1.

If during interrupt processing, an interrupt is generated with a higher priority than the interrupt currently being processed, or if during the processing of a non-maskable interrupt processing, a non-maskable interrupt request is generated from another source, the CPU will suspend the routine which it is currently executing and accept the new interrupt. When processing of the new interrupt has been completed, the CPU will resume processing of the suspended interrupt.

If the CPU receives another interrupt request while performing processing steps ① to ⑤. the new interrupt will be sampled immediately after execution of the first instruction of its interrupt processing routine. Specifying DI as the start instruction disables nesting of maskable interrupts.

After a reset, initializes the Interrupt Mask Register <IFF20> to 111, disabling all maskable interrupts.

Table 3.4.1 shows the TMP92CW10 interrupt vectors and micro DMA start vectors. FFFF00H~FFFFFH (256 bytes) is designated as the interrupt vector area.

Table 3.4.1 TMP92CW10 interrupt vectors and micro DMA start vectors

Default	Туре	Interrupt Source and Source of	Vector Value	Address refer to	Micro DMA
Priority		Micro DMA Request		Vector	Start Vector
1		Reset or [SWI0] instruction	0000H	FFFF00H	
2		[SWI1] instruction	0004H	FFFF04H	
3		Illegal instruction or [SWI2] instruction	0008H	FFFF08H	
4		[SWI3] instruction	000CH	FFFF0CH	
5	Non	[SWI4] instruction	0010H	FFFF10H	
6	maskable	[SWI5] instruction	0014H	FFFF14H	
7		[SWI6] instruction	0018H	FFFF18H	
8		[SW17] instruction	001CH	FFFF1CH	
9		NMI: pin input	0020H	FFFF20H	
10		INTWD: Watchdog Timer	0024H	FFFF24H	
11		INTO: INTO pin input	0028H	FFFF28H	0AH (Note1)
12		INT1: INT1 pin input	002CH	FFFF2CH	0ВН
13		INT2: INT2 pin input	0030H	FFFF30H	0CH
14		INT3: INT3 pin input	0034H	FFFF34H	ODH
15		INT4: INT4 pin input	0038H	FFFF38H	0EH
16		INT5: INT5 pin input	003CH	FFFF3CH	0FH
17		INT6: INT6 pin input	0040H	FFFF40H	10H
18		INT7: INT7 pin input	0044H	FFFF44H	11H
19		INTT0: 8-bit timer 0	0048H	FFFF48H	12H
20		INTT1: 8-bit timer 1	004CH	FFFF4CH	13H
21		INTT2: 8-bit timer 2	0050H	FFFF50H	14H
22		INTT3: 8-bit timer 3	0054H	FFFF54H	15H
23		INTT4: 8-bit timer 4	0058H	FFFF58H	16H
24		INTT5: 8-bit timer 5	005CH	FFFF5CH	17H
25		INTT6: 8-bit timer 6	0060H	FFFF60H	18H
26		INTT7: 8-bit timer 7	0064H	FFFF64H	19H
27		INTTR8: 16-bit timer 8	0068H	FFFF68H	1AH
28		INTTR9: 16-bit timer 8	006CH	FFFF6CH	1BH
29		INTTRA: 16-bit timer A	0070H	FFFF70H	1CH
30		INTTRB: 16-bit timer A	0074H	FFFF74H	1DH
31	Maskable	INTTO8: 16-bit timer 8 (overflow)	0078H	FFFF78H	1EH
32		INTTOA: 16-bit timer A (overflow)	007CH	FFFF7CH	1FH
33		INTRX0: Serial receive (Channel 0)	0080H	FFFF80H	-
34		INTTX0: Serial transmission (Channel 0)	0084H_	FFFF84H	21H
35		INTRX1: Serial receive (Channel 1)	0088H	FFFF88H	
36		INTTX1: Serial transmission (Channel 1)	008CH	FFFF8CH	23H
37		(Reserved)	009011	ГГГГ90Н	-
38		(Reserved)	0094H	FFFF94H	-
39		(Reserved)	0098H	FFFF98H	-
40		INTSEM0: SEI mode (Channel 0)	009CH	FFFF9CH	-
41		INTSEE0: SE transfer end / slave error (Channel 0)	00A0H	FFFFAOH	-
42		INTSER0: SEI receive (Channel 0)	00A4H	FFFFA4H	29H
43		INTSET0: SEI transmission (Channel 0)	00A8H	FFFFA8H	2AH
44		INTSEM1: SEI mode (Channel 1)	00ACH	FFFFACH	-
45		INTSEE1: SE_transfer end / slave error (Channel 1)	00В0Н	FFFFB0H	-
46		INTSER1: SE_receive (Channel 1)	00B4H	FFFFB4H	2DH
47		INTSET1: SEI transmission (Channel 1)	00B8H	FFFFB8H	2EH
48		INTSBE0: SB I2CBUS transfer end (Channel 0)	00BCH	FFFFBCH	2FH
49		INTSBS0: SBI I2CBUS stop condition (Channel 0)	00C0H	FFFFC0H	30H
50		INTSBE1: SBI I2CBUS transfer end (Channel 1)	00C4H	FFFFC4H	31H

51		INTSBS1: SBI I2CBUS stop condition (Channel 1)	00C8H	FFFFC8H	32H
52	7	INTAD: AD conversion end	00ССН	FFFFCCH	33H
53		INTTC0: Micro DMA end (Channel 0)	оорон	FFFFD0H	34H
54	7	INTTC1: Micro DMA end (Channel 1)	00D4H	FFFFD4H	35H
55		INTTC2: Micro DMA end (Channel 2)	00D8H	FFFFD8H	36H
56		INTTC3: Micro DMA end (Channel 3)	00DCH	FFFFDCH	37H
57	Maskable	INTTC4: Micro DMA end (Channel 4)	00E0H	FFFFE0H	38H
58		INTTC5: Micro DMA end (Channel 5)	00E4H	FFFFE4H	39H
59		INTTC6: Micro DMA end (Channel 6)	00E8H	FFFFE8H	зан
60		INTTC7: Micro DMA end (Channel 7)	00ECH	FFFFECH	звн
-			оогон	FFFFF0H	-
to		(reserved)	:	:	to
-			00FCH	FFFFFCH	-

Note1: When starting-up micro DMA, set at edge detect mode.

Note2: Micro DMA default priority

If an interrupt request is generated by micro DMA, the interrupt has a higher priority than any other maskable interrupt (irrespective of default channel priority).

3.4.2 Micro DMA processing

In addition to general-purpose interrupt processing, the TMP92CW10 also includes a micro DMA function. Micro DMA processing for interrupt requests set by micro DMA is performed at the highest priority level for maskable interrupts (level 6), regardless of the priority level of the interrupt source.

Micro DMA is suppoted 8 channels and can be transferred continuously by specifying the micro DMA burst function in the following.

(1) Micro DMA operation

When an interrupt request is generated by an interrupt source specified by the Micro DMA Start Vector Register, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request. Theeight micro DMA channels allow micro DMA processing to be set for up to eight types of interrupt at once.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. Data in one-byte or two-byte or four-byte blocks, is automatically transferred at once from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented by 1. If the value of the counter after it has been decremented is not 0, DMA processing ends with no change in the value of the micro DMA start vector register. If the value of the decremented counter is 0, a Micro DMA Transfer End interrupt (INTTC0 to INTTC7) is sent from the CPU to the interrupt controller. In addition, the micro DMA start vector register is cleared to 0, the next micro DMA operation is disabled and micro DMA processing terminates.

If micro DMA requests are set simultaneously for more than one channel, priority is not based on the interrupt priority level but on the channel number: the lower the channel number, the higher the priority (Channel 0 thus has the highest priority and Channel the lowest).

If an interrupt request is triggered for the interrupt source in use during the interval between the time at which the micro DMA start vector is cleared and the next setting, general-purpose interrupt processing is performed at the interrupt level set. Therefore, if the interrupt is only being used to initiate micro DMA (and not as a general-purpose interrupt), the interrupt level should first be set to 0 (i.e. interrupt requests should be disabled).

If micro DMA and general-purpose interrupts are being used together as described above, the level of the interrupt which is being used to initiate micro DMA processing should first be set to a lower value than all the other interrupt levels. In this case, edge-triggered interrupts are the only kinds of general interrupts which can be accepted.

Although the control registers used for setting the transfer source and transfer destination addresses are 32 bits wide, this type of register can only output 24-bit addresses. Accordingly, micro DMA can only access 16 Mbytes (the upper eight bits of a 32-bit address are not valid).

Three micro DMA transfer modes are supported: one-byte transfers, two-byte (one-word) transfer and four-byte transfer. After a transfer in any mode, the transfer source and transfer destination addresses will either be incremented or decremented, or will remain unchanged. This simplifies the transfer of data from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the various transfer modes, see Section 34.2 (1), Detailed description of the Transfer Mode Register.

Since a transfer counter is a 16-bit counter, up to 65536 micro DMA processing operations can be performed per interrupt source (provided that the transfer counter for the source is initially set to 0000H).

Micro DMA processing can be initiated by any one of 42 different interrupts—the 41 interrupts shown in the micro DMA start vectors in Table 34.1 and a micro DMA soft start. Figure 3.4.2 shows a 2-byte transfer carried out using a micro DMA cycle in Transfer Destination Address INC Mode (micro DMA transfers are the same in every mode except Counter Mode). (The conditions for this cycle are as follows: external 8-bit bus, 0 waits, and even-numbered transfer source and transfer destination addresses).




Figure 3.4.2 Timing for micro DMA cycle

States 1. 2: Instruction fetch cycle (prefetches the next instruction code)

State 3: Micro DMA read cycle

State 4: Micro DMA write cycle

State 5: (The same as in state 1. 2)

(2) Soft start function

The TMP92CW10 can initiate micro DMA either with an interrupt or by using the micro DMA soft start function, in which micro DMA is initiated by a Write cycle which writes to the register DMAR.

Writing 1 to any bit of the register DMAR causes micro DMA to be performed once. On completion of the transfer, the bits of DMAR which support the end channel are automatically cleared to 0.


When a burst is specified by the register DMAB, data is transferred continuously from the initiation of micro DMA until the value in the micro DMA transfer counter is 0.

Symbol	NAME	Address	7	6	5	4	3	2	1	0
DMAR DMA	109h	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREQ0	
		R/W								
	Request		0	0	0	0	0	0	0	0


DMAR must not be used any of the read-modify-write instructions.

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. An instruction of the form LDC cr.r can be used to set these registers.



(4) Detailed description of the Transfer Mode Register



DMAM[4:0]	Mode Description	Execution time
0 0 0 z z	Destination INC mode (DMADn +) ← (DMASn) DMACn ← DMACn − 1 if DMACn = 0 then INTTCn	5states
001zz	Destination DEC mode (DMADn →) ← (DMASn) DMACn ← DMACn − 1 if DMACn = 0 then INTTCn	5states
0 1 0 z z	Source INC mode (DMADn) ← (DMASn +) DMACn ← DMACn − 1 if DMACn = 0 then INTTCn	5states
011zz	Source DEC mode (DMADn) ← (DMASn -) DMACn ← DMACn - 1 if DMACn = 0 then INTTCn	5states
100zz	Source and Destination INC mode (DMADn +) ← (DMASn +) DMACn ← DMACn − 1 If DMACn = 0 then INTTCn	6states
101zz	Source and Destination DEC mode (DMADn →) ← (DMASn →) DMACn ← DMACn − 1 If DMACn = 0 then INTTCn	6states
1 1 0 z z	Destination and Fixed mode (DMADn) ← (DMASn) DMACn ← DMACn − 1 If DMACn = 0 then INTTCn	5states
1 1 1 z z	Gounter mode DMASn ← DMASn + 1 DMACn ← DMACn − 1 if DMACn = 0 then INTTCn	5states

ZZ: 00 = 1-byte transfer

01 = 2-byte transfer

10 = 4-byte transfer

11 = (reserved)

Note: The execution time is measured at 1states = 50ns operation @internal 20 MHz)

Note: n stands for the micro DMA channel number (0 to 7)

DMADn+/DMASn+: Post-increment (register value is incremented after transfer)

DMADn-/DMASn-: Post-decrement (register value is decremented after transfer)

3.4.3 Interrupt controller operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 52 interrupt channels there is an interrupt request flag (consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases: when a Reset occurs, when the CPU reads the channel vector of an interrupt it has received, when the CPU receives a micro DMA request (when micro DMA is set), when a micro DMA burst transfer is terminated, and when an instruction that clears the interrupt for that channel is executed (by writting a micro DMA start vector to the INTCLR register).

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g. INTEOAD or INTE12). Six interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and Watchdog Timer interrupts) is fixed at 7. If more than one interrupt request with a given priority level are generated simultaneously, the default priority (the interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

If several interrupts are generated simultaneously, the interrupt controller sends the interrupt request for the interrupt with the highest priority and the interrup's vector address to the CPU. The CPU compares the mask value set in <IFF2:0> of the Status Register (SR) with the priority level of the requested interrupt; if the latter is higher, the interrupt is accepted. Then the CPU sets SR <IFF20> to the priority level of the accepted interrupt, new interrupt requests with a priority value equal to or higher than the value set in SR <IFF2:0> (i.e. interrupts with a priority higher than the interrupt being processed) will be accepted.

When interrupt processing has been completed (i.e. after execution of a RETI instruction), the CPU restores to SR<IFF20> the priority value which was saved on the stack before the interrupt was generated.

The interrupt controller also includes eight registers which are used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter registers (e.g. DMAS and DMAD) prior to micro DMA processing.




Figure 3.4.3 Block Diagram of Interrupt Controller

(1) Interrupt priority setting registers

Symbol	NAME	Address	7	6	5	4	3	2	1	0
				INT	AD			IN	TO	
INTE0AD	INTO & INTAD	F0h	IADC	IADM2	IADM1	IADM0	IOC	IOM2	[OM1	IOMO
INTEGAD	Enable	FUII	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				IN	T2			IN	T1	
INTE12	INT1 & INT2	D0h	I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
11112	Enable	Duii	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				IN				IN	Т3	
INTE34	INT3 & INT4	D1h	I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	I3M0
	Enable		R		R/W	y 	R		R/W	
			0	0	0	0	0	0	0	0
				ĮN'	1			IN		
INTE56	INT5 & INT6	D2h	I6C	I6M2	I6M1	I6M0	I5C	I5M2	I5M1	I5M0
	Enable		R		R/W	T	R		R/W	
			0	0	0	0	0	0	0	0
					,			IN		
INTE7	INT7	D3h			-	-	I7C	I7M2	17M1	17 M 0
	Enable						R		R/W	
			-	- 	- T:1\		0	O INTTO(0 Ti0)	0
	MITTO O MITTA		IT10	INTT1(TT1MO	ITOO	ITOM2		ITOMO
INTET01	INTT0 & INTT1 Enable	D4h	IT1C R	IT1M2	IT1M1 R/W	IT1M0	ITOC R	TTUMZ	ITOM1 R/W	ІТОМО
			0	0	0	0	0	0	0	0
			0	INTT3(_			INTT2(
	INTT2 & INTT3	D5h	IT3C	IT3M2	IT3M1	IT3M0	IT2C	IT2M2	IT2M1	IT2M0
INTET23	Enable		R	1131412	R/W	LIJIVIO	R	1121412	R/W	1121410
	Litable		0	0	0	0	0	0	0	0
				INTT5(INTT4(
	INTT4 & INTT5		IT5C	IT5M2	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0
INTET45	Enable	D6h	R	1701112	R/W	1101110	R		R/W	
			0	0	0	0	0	0	0	0
				INTT7(<u> </u>	Ť	INTT6(Timer6)	· · · · ·
	INTT6 & INTT7		IT7C	IT7M2	IT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0
INTET67	Enable	D7h	R		R/W		R		R/W	l
			0	0	0	0	0	0	0	0
				INTTR9	(Timer8)	•		INTTR8	(Timer8)	•
INITETOO	INTTR8 &	Day.	IT9C	IT9M2	IT9M1	IT9M0	IT8C	IT8M2	IT8M1	IT8M0
INTET89	INTTR9	D8h	R		R/W		R		R/W	
	Enable		0	0	0	0	0	0	0	0
	*******		,	INTTRB	(TimerA)			INTTRA	(TimerA)	
INTETAB	INTTRA &	D9h	ITBC	ITBM2	ITBM1	ITBM0	ITAC	ITAM2	ITAM1	ITAM0
MATERIAD	Enable	וופט	R		R/W		R		R/W	
	Litable		0	0	0	0	0	0	0	0
	INTTO8 &			INT	TOA	,		INT		
INTETO8A	INTTOA	DAh	ITOAC	ITOAM2	ITOAM1	ITOAM0	ITO8C	ITO8M2	ITO8M1	ITO8M0
	(Overflow)		R		R/W		R		R/W	
	Enable		0	0	0	0	0	0	0	0

Symbol	NAME	Address	7	6	5	4	3	2	1	0
				INT	TX0			INT	RX0	•
	INTRXO & INTTXO		ITX0C	ITX0M2	ITX0M1	гтхомо	IRXOC	IRX0M2	IRX0M1	IRXOMO
INTES0	Enable	DBh	R		R/W		R		R/W	L
			0	0	0	0	0	0	0	0
				INT	TX1	.		INT	RX1	
	INTRX1 & INTTX1		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	Enable	DCh	R		R/W	<u> </u>	R		R/W	<u></u>
			0	0	0	0	0	0	0	0
					 	l				
			_	_	_	-	-	-	-	-
(Reserved)		DDh								1
				_	_	_	-	_	_	_
					·	<u> </u>			*************************************	<u> </u>
(D)			-				-	-	-	-
(Reserved)		DEh		-	-	-				
			-	_	-	-	_	· –	-	-
			INTSEE0					INTS	EM0	
INTERED	INTSEMO &	DFh	ISEE0C	ISEE0M2	ISEEOM1	ISEE0M0	ISEM0C	ISEM0M2	ISEM0M1	ISEM0M0
INTESEE0	INTSEE0 Enable	DEN	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				INTS	SETO			INTS	SER0	
INTESED0	INTSER0 & INTSET0 Enable	E0h	ISET0C	ISET0M2	ISET0M1	ISET0M0	ISER0C	ISER0M2	ISER0M1	ISER0M0
MIESEDO			R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
		E1h		INTS	SEE1			INTS	EM1	
INTESEE1	INTSEM1 &		ISEE1C	ISEE1M2	ISEE1M1	ISEE1M0	ISEM1C	ISEM1M2	ISEM1M1	ISEM1M0
MILOLLI	INTSEE1 Enable		R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				INTS	SET1	,		INTS	SER1	
INTESED1	INTSER1 &	E2h	ISET1C	ISET1M2	ISET1M1	ISET1M0	ISER1C	ISER1M2	ISER1M1	ISER1M0
	INTSET1 Enable		R		R/W	T	R		R/W	1
			0	0	0	0	0	0	0	0
				INTS	SBS0	,		INTS	BE0	1
INTESB0	INTSBE0 & INTSBS0	E3h	ISBS0C	ISBS0M2	ISBS0M1	ISBS0M0	ISBE0C	ISBE0M2	ISBE0M1	ISBE0M0
	Enable		R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				INTS		T		INTS		
INTESB1	INTSBE1 & INTSBS1	E4h	ISBS1C	ISBS1M2	ISBS1M1	ISBS1M0	ISBE1C	ISBE1M2	ISBE1M1	ISBE1M0
	Enable		R		R/W	1 0	R		R/W	
			0	0	(D)441)	0	0	0	0	0
			ITC10		(DMA1)	LITOMAC	ITCOO		(DMA0)	ITCOMO
INTETC01	INTTC0 & INTTC1	F1h	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
	Enable		R		R/W	1 0	R		R/W	
			. 0	0	0	0	0	0 INTTO	(DMA2)	0
	INITTOO O PITTOO		ITO20		(DMA3)	IT COMAC	ITC2C	ITC2M2	(DMA2) ITC2M1	ITC2N40
INTETC23	INTTC2 & INTTC3	F2h	псзс	гтсзм2	ITC3M1	ПСЗМО	ITC2C	TICZMZ		ITC2M0
1	Enable		R		R/W		R		R/W	
			0	0	0	0	0	0	0	0

Symbol	NAME	Address	7	6	5	4	3	2	1	0	
				INTTC	5(DMA5)		INTTC4(DMA4)				
INTE TO 4E	INTTC4 & INTTC5	F3h	ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	ITC4M1	ITC4M0	
INTETC45	Enable	Fan	R		R/W		R		R/W		
			0	0	0	0	0	0	0	0	
				INTTC	7(DMA7)			INTTC6	(DMA6)		
INTETC67	INTTC6 & INTTC7	F4h	ITC7C	ITC7M2	ITC7M1	ITC7M0	ITC6C	ITC6M2	ITC6M1	ITC6M0	
INTERCOT	Enable	[-411	R		R/W		R		R/W		
			0	0	0	0	0	0	0	0	
				N	MI		INTWD				
INTNMWDT	NMI & INTWD	F7h	ITCNM			-	ITCWD	-	-	_	
IMIMMMDI	Enable	1711	R				R				
			0	-		-	0	-	-	-	
					+						
				lxxM2	lxxM1	lxxM0		Function	(write)		
				0	0	0	Disables i	nterrupt r	equests		
				0	0	1	Sets inter	rupt prior	ity level to	1	
	₩			0	1	0	Sets inter	rupt prior	ity level to	2	
T,	nterrupt request		0	1	1	Sets interrupt priority level to 3					
1.	morrapi request		1	0	0	Sets inter	rupt prior	ity level to	4		
				1	0	1	Sets inter	rupt prior	ity level to	5	
				1	1	0	Sets inter	rupt prior	ity level to	6	
				1	1	1	Disables i	nterrupt r	equests		

(2) External interrupt control

Symbol	NAME	Address	7	6	5	4	3	2	1	0
			-	-	-	-	-	-	10LE	NMIREE
									R	/W
	Interrupt	F6H	-	_	ı	-	_	-	0	0
IIMC	Input Mode Control								0:INT0 edge mode 1:INT0 level mode	NMI 0:Falling edge 1:Falling and rising edges

Note:

*INTO Level Enable

1

	7 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	
0	Rising edge detect INT	
1	"H"level INT	
*NMI risi	ng edge Enable	
0	INTrequest generation at falling edge	

INTrequest generation at falling edge INT request generation at rising/falling edge

Note 1: Disable INT0 request before changing INT0 pin mode from level-sense to edge-sense. Setting example:

DI

LD

(IIMC), XXXXXX0-B ; Switches from level to edge.

(INTCLR), 0AH

; Clears interrupt request flag.

LD ΕI

Note: X = Don't care; "-" = No change.

Note 2: See electrical characteristics in section 4 for external interrupt input pulse width.

Settings of External interrupt Pin Function

Interrupt	Pin name	N	/lode	Setting method
		7	Falling Edge	IIMC <nmiree> = 0</nmiree>
NMI	_	7	Rising and Falling Edges	IIMC <nmiree> = 1</nmiree>
INTO	INTO		Rising Edge	IIMC <iole> = 0</iole>
INTO	INTO	プ・て	High Level	IIMC <iole> = 1</iole>
INT1	PC0		Rising Edge	-
INT2	PC2		Rising Edge	-
INT3	PC3		Rising Edge	-
INT4	PC5		Rising Edge	-
INT5	PD0		Rising Edge	TMOD8 <cap89m1:0> = 0,0 or 0,1 or 1,1</cap89m1:0>
INIO	PDV	7	Falling Edge	TMOD8 <cap89m1:0> = 1,0</cap89m1:0>
INT6	PD1		Rising Edge	-
INT7	PD4	_ f _	Rising Edge	TMODA <capabm1:0> = 0,0 or 0,1 or 1,1</capabm1:0>
11417	FU4	f	Falling Edge	TMODA <capabm1:0> = 1,0</capabm1:0>

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector. as given in Table 3.4 (1), to the register INTCLR.

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

 $INTCLR \leftarrow 0AH$

Clears interrupt request flag INTO.

Symbol	NAME	Address	7	6	5	4	3	2	1	0
Interrupt INTCLR Clear	F8H	-	+	_	_	_		-	-	
		W								
INTOLK	CLR Clear control	1	0	0	0	0	0	0	0	0
		:				Interrup	t Vector			

INTCLR must not be used any of the read-modify-write instructions.

(4) Micro DMA start vector registers

These registers assign micro DMA processing to an sets which source corresponds to DMA. The interrupt source whose micro DMA start vector value matches the vector set in one of these registers is designated as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, in order for micro DMA processing to continue, the micro DMA start vector register must be set again during processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA start vector registers for two different channels, the interrupt generated on the lower-numbered channel is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel has not been set in the channels micro DMA start vector register again, micro DMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA chaining.)

Symbol	NAME	Address	7	6	5	4	3	2	1	0
DMA0V	DMA0 Start Vector	100h			DMA0 Start Vector					
			_	_	DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
					R/W					
			-	_	0	0	0	0	0	0
DMA1V	DMA1 Start Vector	1 01 h			DMA1 Start Vector					
			_	_	DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
					R/W					
			_	-	0	0	0	0	0	0
DMA2V	DMA2 Start Vector	102h			DMA2 Start Vector					
			-	-	DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
					R/W					
			-	-	0	0	0	0	0	0
DMA3V	DMA3 Start Vector	103h			DMA3 Start Vector					
			1	-	DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
					R/W					
			-	_	0	0	0	0	0	0
DMA4V	DMA4 Start Vector	104h			DMA4 Start Vector					
			_	-	DMA4V5	DMA4V4	DMA4V3	DMA4V2	DMA4V1	DMA4V0
					R/W					
			-	_	0	0	0	0	0	0
DMA5V	DMA5 Start Vector	105h			DMA5 Start Vector					
			_	-	DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V1	DMA5V0
					R/W					
			-	_	0	0	0	0	0	0
DMA6V	DMA6 Start Vector	106h			DMA6 Start Vector					
			-		DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
					R/W					
			1	-	0	0	0	0	0	0
DMA7V	DMA7 Start Vector	107h			DMA7 Start Vector					
			-	_	DMA7V5	DMA7V4	DMA7V3	DMA7V2	DMA7V1	DMA7V0
					R/W					
			-	-	0	0	0	0	0	0

(5) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the Transfer Counter Register reaches zero. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

Symbol	NAME	Address	7	6	5	4	3	2	1	0
DMAB DMA	DMA		DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBST0
	Burst	1 108h	R/W							
	burst		0	0	0	0	0	0	0	0

(6) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore if, immediately before an interrupt is generated, the CPU fetches an instruction which clears the corresponding interrupt request flag, the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0004H and jump to interrupt vector address FFFF04H.

To avoid this, an instruction which clears an interrupt request flag should always be preceded by a DI instruction.

In addition, please note that the following two circuits are exceptional and demand special attention.

INTO Level Mode	In Level Mode INT0 is not an edge-triggered interrupt. Hence, in Level Mode the interrupt request flag for INT0 does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from Edge Mode to Level Mode, the interrupt request flag is cleared automatically.
	If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1, INTO must then be held at 1 until the interrupt response sequence has been completed. If INTO is set to Level Mod so as to release a Half state, INTO must be held at 1 from the time INTO changes from 0 to 1 until the Half state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a D, causing INTO to revert to 0 before the Half state has been released.) When the mode changes from Level Mode to Edge Mode, Interrupt request flags which were set in Level Mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H; Switches from level to edge. LD (INTCLH), 0AH; Clears interrupt request flag.
INTRX	The interrupt request flip-flop can only be cleared by a Reset or by
	reading the Serial Channel Receive Buffer. It cannot be cleared by an instruction.

Note: The following instructions or pin input state changes are equivalent to instructions which clear the interrupt request flag.

INTO: Instructions which switch to Level Mode after an interrupt request has been generated in Edge Mode.

The pin input changes from High to Low after an interrupt request has been generated in Level Mode. ("H" \rightarrow "L")

INTRX Instructions which read the Receive Buffer

3.5 Function of Ports

TMP92CW10 has I/O port pins that are shown in table 3.5.1 In addition to functioning as general-purpose I/O ports, these pins are also used by internal CPU and I/O functions.

Table 3.5.1 Port Functions (1/2)

Port Name	Pin Name	Number of Pins	1/0	I/O Setting	Pin Name for built-in function
Port 0	P00 to P07	8	1/0	Bit	DO to D7
Port 4	P40 to P47	8	1/0	Bit	AO to A 7
Port 7	P70	1	1/0	Bit	RD
	P71	11	1/0	B it	WR
	P72	1	1/0	Bit	
	P73	1	1/0	Bit	CS
	P74	1	1/0	Bit	CLKOUT2
	P75	1	1/0	Bit	WAIT
Port C	PCO	1	1/0	Bit	TIO/INT1
	PC1	1	1/0	Bit	T01
	PC2	1	1/0	Bit	T03/INT2
	PC3	1	1/0	Bit	T14/INT3
	PC4	1	1/0	Bit	T05
	PC5	1	1/0	Bit	T07/INT4
Port D	PD0	1	1/0	Bit	T18/INT5/A8
	PD1	1	1/0	Bit	T19/INT6/A9
	PD2	1	1/0	Bit	T08/A10
	PD3	1	1/0	Bit	T09/A11
	PD4	1	1/0	Bit	TIA/INT7/A12
	PD5	1	1/0	Bit	TIB/A13
	PD6	1	1/0	Bit	TOA/A14
	PD7	1	1/0	Bit	TOB/A15
Port F	PF0	1	1/0	Bit	TXDO
	PF1	1	1/0	Bit	RXD0
	PF2	1	1/0 ,	Bit	SCLKO, CTSO
	PF3	1	1/0	Bit	TXD1
	PF4	1	1/0	Bit	RXD1
	PF5	1	1/0	Bit	SCLK1, CTST
	PF6	1	1/0	Bit	
	PF7	1	1/0	Bit	
Port G	PGO to PG7	8	Input	(Fixed)	ANO to AN7
Port L	PLO to PL3	4	Input	(Fixed)	AN8 to AN11
Port M	PMO	1	1/0	Bit	SSO/A16
	PM1	1	1/0	Bit	MOSIO/A17
	PM2	1	1/0	Bit	MIS00/A18
	PM3	1	1/0	Bit	SECLKO/A19
	PM4	1	1/0	Bit	SS1/A20
	PM5	1	1/0	Bit	MOSI1/A21
	PM6	1	1/0	Bit	MIS01/A22
	PM7	1	1/0	Bit	SECLK1/A23

Table 3.5.1 Port Functions (2/2)

Port Name	Pin Name	Number of Pins	1/0	I/O Setting	Pin Name for built-in function
Port N	PNO	1	1/0	Bit	SCKO
	PN1	1	1/0	Bit	S00/SDA0
	PN2	1	1/0	Bit	SCL0
	PN3	1	1/0	Bit	SCK1
	PN4	1	1/0	Bit	S01/SDA1
	PN5	1	1/0	Bit	SCL1

3.5.1 Port 0 (P00 to P07)

Port0 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register POCR and function register POFC.

In addition to functioning as a general-purpose I/O port. port0 can also function as a data bus (D0 to D7).




Figure 3.5.1 Port0

Table 3.5.2 PortO Registers

			Idbi	C J. J. Z I	ortu kegi	SLCIS					
SYMBOL	NAME	Address	7	6	5	4	3	2	1	0	
PO PORTO			P07	P06	P05	P04	P03	P02	P01	P00	
	DODTO	00н				R,	/W				
	UUI	0	0	0	0	0	0	0	0		
			Input/Output								
2022	рорто	02Н	P07C	P06C	P05C	PO4C	P03C	P02C	P01C	P00C	
DOOD.	PORTO		₩								
POOR	Control		0	0	0	0	0	0	0	0	
	Register				•	0: Input	1:Output	·			
	рорто		_	_	-	-	_	_	_	POF	
I	PORTO	001								W	
POFC	Function	03H								0	
	Register				0:F	ORT 1:Data	Bus (D7 to	DO)			

POFC <pof></pof>	0	1
0	Input port	Data bus (DO to D7)
1	Output port	Data bus (DO to D7)

3.5.2 Port 4 (P40 to P47)

Port4 is an 8-bit general-purpose I/O ports. Bits can be individually set as either inputs or outputs by control register P4CR and function register P4FC.

In addition to functioning as a general-purpose I/O port. port4 can also function as an address bus (A0 to A7).




Figure 3.5.2 Port4

Table 3.5.3 Port4 Registers

SYMBOL	NAME	Address	7	6	5	4	3	2	1	0	
P4 PORT4			P47	P46	P45	P44	P43	P42	P41	P40	
	DODT4	104			· · · · · · · · · · · · · · · · · · ·	R,	/W				
	PURI4	10H	0	0	0	0	0	0	0	0	
		[Input/Output							
	DODT4	12H	P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C	
0400	PORT4 Control		W								
P4OR			0	0	0	0	0	0	0	0	
	Register					0: Input	1:Output				
	DODT 4		P47F	P46F	P45F	P44F	P43F	P42F	P41F	P40F	
DAFO	PORT4	13H					Ň				
P4FC	Function		0	0	0	0	0	0	0	0	
	Register				0:P0	RT 1: Addres	s Bus (AO to	o A7)	-		

P4FC <p4xf></p4xf>	0	1
0	Input port	Address bus (AO to A7)
1	Output port	Don't use this setting.

3.5.3 Port 7 (P70 to P75)

Port7 is a 6-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC.

In addition to functioning as a general-purpose I/O port, P70, P71 and P73 pins can also function as read/write strobe signals and chip selection to connect with an external memory. P74 pin can also function as clock out signal. P75 pin can also function as wait input.

A reset initializes P70 to P74 pins to output port mode. and P75 pin to input port mode.






Figure 3.5.3 Port7 (P70 to P72)








Figure 3.5.4 Port7 (P73 to P75)

Table 3.5.4 Port7 Registers

SYMBOL	NAME	Address	7	6	5	4	3	2	1	0	
			-	-	P75	P74	P73	P72	P71	P70	
P7	PORT7	10H				R/W					
P)	PURI/	lun	-	_	0	1	1	1	1	1	
						Input/Output					
	PORT7 P7CR Control		_	-	P750	P74C	P73C	P72C	P71C	P70C	
P7CR		164			W						
r/uk	Register	101	-	-	0	1	1	1	1	1	
	Register	1	•		0:Input 1:Output						
			-	-	P75F	P74F	P73F	P72F	P71F	P70F	
	PORT7					•		W		•	
P7FC	Function	1FH	-	-	0	0	0	0	0	0	
	Register				0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	
					1:WATT	1:CLKOUT2	1: CS		1: W R	1: R D	


P7CR	P7FC	_	_	P75	P74	P73	P72	P71	P70
0	0			Input Port. WAIT			Input Port		
1	0					0utpu	t Port		
1	1			WATT	CLKOUT2 (4MHz)	ঙ	Don't use this setting.	WR	RD
0	1			WAIT	CLKOUT2 (4MHz)	735	Don't use this setting.	WR	RD

3.5.4 Port C (PCO to PC5)

PortC is a 6-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PCCR and function register PCFC.

In addition to functioning as a general-purpose I/O port. PortC can also function as 8-bit timer I/O and interrupt input.

A reset initializes PortC to input port mode.






Figure 3.5.5 PortC (PCO to PC5)

Table 3.5.5 PortC Registers

SYMBOL	NAME	Address	7	6	5	4	3	2	1	0	
		30H	-	-	PC5	PC4	PC3	PC2	PC1	PC0	
PC	PORTC				R/W						
TO PUNIC] Sun [-	-	0	0	0	0	0	0		
							Input,	Output			
	PORTC		-	-	PC5C	PC4C	PC3C	PC2C	PC1C	PCOC	
DCCD	PCCR Control Register	32H			W						
roun			-	_	0	0	0	0	0	0	
	register				0: Input 1: Output						
			-	_	PC5F	PC4F	PC3F	PC2F	PC1F	PCOF	
	PORTC							W			
POFC	Function	33H	-	-	0	0	0	0	0	0	
raro	Register	3311			0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	
	1108 13 FCI				INT4	1:T05	INT3	INT2	1:T01	INT1	
	1				1:T07		1:TI4	1:T03		1:TI0	


PCCR	POFC	-	-	PC5	PC4	PC3	PC2	PC1	PC0
0	0			Input Port, INT4	Input Port	Input Port, INT3, TI4	Input Port, INT2	Input Port	Input Port, INT1, T10
1	0					Outpu	t Port		
1	1			T07	T05	TI4	T03	T0 1	TIO
0	1			T07	T05	TI4	T03	T 01	TIO

3.5.5 Port D (PDO to PD7)

PortD is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PDCR and function register PDFC.

In addition to functioning as a general-purpose I/O port, PortD can also function as 16-bit timer I/O and interrupt input.

A reset initializes PortD to input port mode.






Figure 3.5.6 PortD

Table 3.5.6 PortD Registers

SYMBOL	NAME	Address	7	6	5	4	3	2	1	0		
			P07	PD6	PD5	PD4	PD3	PD2	PD1	PD0		
PD	PORTD	34H	R/W									
Pυ	PORID	340	0	0	0	0	0	0	0	0		
				Input/Output								
	PORTD		PD7C	PD6C	PD5C	PD4C	PD3C	PD2C	PD1C	PD0C		
PDCR	Control	36H		W								
PUCK	Register	JOH	0	0	0	0	0	0	0	0		
	negister					0: Input	1:Output					
			PD7F	PD6F	PD5F	PD4F	PD3F	PD2F	PD1F	PD0F		
							W					
	PORTD		0	0	0	0	0	0	0	0		
PDFC	Function	37H	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT		
	Register		1:T0B	1:T0A	1:TIB	INT7	1:T09	1:T08	INT6	INT5		
			A15	A14	A13	1:TIA	A 11	A10	1:TI9	1:TI8		
	1					A12			A9	A 8		

PDCR	PDFC	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
0	0	Input Port	Input Port	input Port, TIB	Input Port, INT7, TIA	Input Port	Input Port	Input Port, INT6, T19	Input Port, INT5, T18
1	0				Output	t Port			
1	1	TOB	TOA	TIB	TIA INT7	T09	T08	T19 INT6	T18 INT5
0	1	A15	A14	A13	A12	A11	A10	A9	A 8

3.5.6 Port F (PF0 to PF7)

PortF is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PFCR and function register PFFC.

In addition to functioning as a general-purpose I/O port, PortF can also function as I/O functions of serial interface and controller area network (CAN).

A reset initializes PortF to input port mode.




Figure 3.5.7 PortF (PF0, PF1, PF3, PF4, PF6, PF7)




Figure 3.5.8 PortF (PF2, PF5)

Table	3.5	.7 Po	rtF	Registers
-------	-----	-------	-----	-----------

SYMBOL	NAME	Address	7	6	5	4	3	2	1	0				
			PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0				
nc	DODIE	30H			<u> </u>	F	R/W							
PF	PORTF	3UT	0	0	0	0	0	0	0	0				
				Input/Output										
•	DODTE		PF7C	PF6C	PF5C	PF4C	PF3C	PF2C	PF1C	PF0C				
DEAD	PORTF PFCR Control	3EH		W W										
rruk			0	0	0	0	0	0	0	0				
	Register		0:Input 1:Output											
			PF7F	PF6F	PF5F	PF4F	PF3F	PF2F	PF1F	PF0F				
	PORTE						W							
PFFC	Function	3FH	0	0	0	0	0	0	0	0				
FITU	Register	300	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT				
	Register	gister	Note)	Note)	1:CTS1	1:RXD1	1:TXD1	1:CTSO	1:RXD0	1:TXD0				
			Fix to 0.	Fix to 0.	SOLK1			SCLK0		İ				

PFCR	PFFC	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
0	0	Input Port	Input Port	Input Port, SCLK1, CTS1	Input Port, RXD1	Input Port	Input Port, SOLKO, CTSO	Input Port, RXDO	Input Port
1	0			-	Outpu	t Port			
1	1	Don't use this setting.	Don't use this setting.	SCLK1	RXD1	TXD1	SCLKO	RXD0	TXD0
0	1	Don't use this setting.	Don't use this setting.	Don't use this setting	RXD1	TXD1 (Open Drain)	Don't use this setting.	RXD0	TXD0 (Open Drain)

3.5.7 Port G (PGO to PG7)

PortG is an 8-bit general-purpose input-only port.

In addition to functioning as a general-purpose input-only port, portG can also function as input functions of AD converter.




Figure 3.5.9 PortG

Table 3.5.8 PortG Register

SYMBOL	NAME	Address	7	6	5	4	3	2	1	0
			PG7	PG6	PG5	PG4	PG3	PG2	PG1	PGO
PG	PORTG	40H					R			
						In	put			

3.5.8 Port L (PLO to PL3)

PortL is a 4-bit general-purpose input-only port.

In addition to functioning as a general-purpose input-only port, portL can also function as input functions of AD converter.




Figure 3.5.10 PortL

Table 3.5.9 PortL Register


SYMBOL	NAME	Address	7	6	5	4	3	2	1	0
			_	-	-	_	PL3	PL2	PL1	PL0
PL	PORTL.	54H						F	₹	
								In	out	

3.5.9 Port M (PMO to PM7)

PortM is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PMCR and function register PMFC.

In addition to functioning as a general-purpose I/O port. PortM can also function as I/O functions of serial expansion interface.

A reset initializes PortM to input port mode.






Figure 3.5.11 PortN (PMO to PM7)

Table 3.5.10 PortM Registers

SYMBOL	NAME	Address	7	6	5	4	3	2	1	0
			PM7	PM6	PM5	PW4	PM3	PM2	PM1	PMO
PM	PORTM	EOU				F	R/W	•		
PW	PURIM	58H	0	0	0	0	0	0	0	0
					•	Input	/Output	-		
			ODEM7	ODEM6	ODEM5		ODENB	ODEW2	ODEM1	-
				R/W				R/W		
	PORTM		0	0	0	-	0	0	0	_
PMODE	Open Drain	59H	PM7	PM6	PM5		PN/3	PM2	PM1	1
INCOL	Enable	3511	output	output	output		output	output	output	
R	Register		0:CMOS	0:CMOS	0:CMDS		0:CMOS	0:CMOS	0:CMOS	
			1:0pen	1:0pen	1:0pen		1:0pen	1:0pen	1:0pen	
			Drain	Drain	Drain		Drain	Drain	Drain	
	PORTIM		PM7C	PM6C	PM5C	PM4C	PM3C	PM2C	PM1C	PMOC
PMCR	Control	5 A H					W			
rmu _f \	Register	SALL	0	0	0	0	0	0	0	0
	INCE IS LCI					0:Input	1:Output			
			PM7F	PM6F	PM5F	PM4F	PNGF	PM2F	PM1F	PMOF
	PORTM						W			
PMFC	Function	5BH	0	0	0	0	0	0	0	0
	Register	ODI	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT
	110513101		1:SECLK1	1:MIS01	1:MOS11	1:SS1	1:SECLKO	1:MIS00	1:MOSIO	1:SS0
			A23	A22	A21	A2 0	A19	A18	A17	A16

PMCR	PMFC	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PMO
		Input	Input	Input	Input	Input	Input	Input	Input
0	0	Port,	Port,	P ort,	Port,	Port,	Port,	Port,	Port,
		SECLK1	MISOT	MOS11	SS1	SECLKO	MISOO	MOSIO	SS0
1	0				Outpu	t Port			
1	1	SECLK1	MISO1	MOS11	<u>\$\$1</u>	SECLK0	MISOO	MOSIO	330
0	1	A23	A22	A21	A20	A19	A18	A17	A16

3.5.10 Port N (PNO to PN5)

PortN is a 6-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register PNCR and function register PNFC.

In addition to functioning as a general-purpose I/O port, PortN can also function as I/O functions of serial channels I/O functions.

A reset initializes PortN to input port mode.




Figure 3.5.12 PortN

Table 3.5.11 PortN Registers

SYMBOL	NAME	Address	7	6	5	4	3	2	1	0
			_	_	PN5	PN4	PN3	PN2	PN1	PNO
PN	PORTN	5CH						R/W		,
rn	rukin	эсп	_		0	0	0	0	0	0
							Inpu	t/Output		
			-	-	ODEN5	ODEN4	_	00 13 N2	ODEN1	-
	PORTN				R	/W		F	₹/W	
	Open Drain		-	-	0	0	-	0	0	_
PNODE	Enable	5DH			PN5 Output	PN4 Output		PN2 Output	PN1 Output	
	Register				0:CMOS	0:CMOS		0:CMOS	0:CMOS	
	Register				1:0pen	1∶0pen		1∶0pen	1:0pen	
					Drain	Drain		Drain	Drain	
	PORTN		-	-	PN5C	PN4C	PN3C	PN2C	PN1C	PNOC
PNCR	Control	5EH						W		
riioi\	Register	301	_	-	0	0	0	0	0	0
	Neg 13 tei						0: Input	: 1:Output		
			-	-	PN5F	PN4F	PN3F	PN2F	PN1F	PNOF
	PORTIN							W		
PNFC Fu	Function	5FH	-	_	0	0	0	0	0	0
	Register	JI 11			0: PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT
	INGE 10 LGI				1:811	1:801	1:SOK1	1:810	1:800	1:SCK0
					SOL1	SDA1		SOLO	SDAO	

PNOR	PNFC	1	_	PN5	PN4	PN3	PN2	PN1	PNO
				Input	Input	Input	Input	Input	Input
0	0			Port,	Port,	Port,	Port,	Port.	Port.
				SI1/SOL1	SDA1	SCK1	SIO/SOLO	SDAO	SCKO
1	0					Outpu	t Port		
1	1			SCL1	SO1/SDA1	SCK1	SOL0	SOO/SDAO	SOKO
0	1				[on't use th	nis setting		

3.6 Memory Controller

3.6.1 Function

TOSHIBA

TMP92CW10 has a memory controller with a variable 1-block address area whitch is controls as follows.

(1) 1-block address area support

Specifies a start address and a block size for 1-block address area.

(2) Connecting memory specifications

Specifies SRAM and ROM memory devices to be associated with selected address areas.

(3) Data bus size selection

Only 8-bit is selected as the data bus size of the selected address area.

(4) Wait control

The wait specification bit in the control register and WAIT input pin can be used to control the number of waits in the external cycle. Tue number of waits for Read cycles and Read cycle can be specified.

The number of waits can be determined by selecting one of the five mode mentioned below.

0 wait. 1wait. 2 wait. 3 wait N wait(controls with WAIT pin)

3.6.2 Control register and Operation after reset release

This section describes the registers to control the memory controller, the state after reset release and necessary settings.

(1) Control Register

The control registers of the memory controller are as follows.

• Control registers: BCSH/BCSL

Sets the basic functions of the memory controller, that is the connecting memory type, the number of waits to be read and written.

• Memory start address register: MSAR

Sets a start address in the selected address areas.

Memory address mask register: MAMR

Sets a block size in the selected address areas.

(2) Operation after reset release

After reset, the selected address area is set to address 000000H to FFFFFFH.

After reset release, the block address areas are specified by the memory start address register(MSAR) and the memory address mask register(MAMR). Then the control register (BCS) is set.

Set the enable bit(BE) of the control register to "1" to enable the setting.

3.6.3 Basic functions and register setting

In this section, setting of the block address area, the connecting memory and the number of waits out of the memory controller's functions are described.

(1) Block address area specification

The block address area is specified by two registers.

The memory start address register (MSAR) sets the start address of the block address areas. The memory controller compares between the register value and the address every bus cycles. The address bit which is masked by the memory address maskregister (MAMR) is not compared by the memory controller. The block address area size is determined by setting the memory address mask register. The set value in the register is compared with the block address area on the bus. If the compared result is a match, the memory controller sets the chip select signal (CS) to "Low".

(i) Setting memory start address register

The MS23 to 16 bits of the memory start address register respectively correspond with addresses A23 to A16. The lower start address A15 to 0 are always set to address 00000H. Therefore the startaddress of the block address area are set to addresses 000000H to FF0000H every 64K bytes.

(ii) Setting memory address mask registers

The memory address mask register sets whether an address bit is compared or not. Set the register to "0" to compare, or to "1" not to compare.

The address bit to be set is depended on the block address area.

Block addressarea: A22 to A15

The above-mentioned bits are always compared. The block address area size is determined by the compared result.

The size to be set depending on the block address area is as follows.

Size (bytes) CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
cs			0	0	0	0	0	0	0	0	0

Note: After reset release. <BM> bit of the control register is set to 0°, and the block address area is set to addresses 000000H to FFFFFFH. Setting <BM> bit to "1" specifies the start address and the address area size.

(iii) Example of register setting

To set the block address area 64kbytes from address 110000H, set the register as follows.

MSAR Register

bit	7	6	5	4	3	2	1	0
bit Symbol	MS23	MS22	MS21	MS20	MS19	MS18	MS17	MS16
value	0	0	0	1	0	0	0	1

MS23 to 16 bits of the memory start address register MSAR correspond with address A23 to A16.

A15 to 0 are set to "0". Therefore setting MSAR to the above-mentioned value specifies the start address of the block address area to address 110000H.

MAMR Register

bit	7	6	5	4	3	2	1	0
bit Symbol	MV22	MV21	MV20	MV19	MV18	MV17	MV16	MV15
value	0	0	0	0	0	0	0	1

MV22 to 15 bits of the memory address mask register MAMR set whether address A22 to 15 are compared or not. Set the register to "0" to compare, or to "1" not to compare. A23 are always compared

Setting the above-mentioned compares $\Lambda23$ to $\Lambda16$ with the values set as the start address. Therefore 64kbytes of addresses 110000H to 11FFFFH are set as the block address area, and compared with the addresses on the bus. If the compared result is a match, the chip select signal $\overline{\text{CS}}$ is set to "LOW".

Note: When the set block address area overlaps with the built-in memory area, the block address area is processed according to priority as follows.

Built-in I/O > Built-in memory > Block address area

Note also that any accessed areas outside the address spaces set are set to 2wait bus cycle.

(2) Wait control

The external bus cycle completes a wait of two states at least (100ns @20MHz). Setting the BWW2 to 0 and BWR2 to 0 of the control register (BCSL) specifies the number of waits in the read cycle and the write cycle. BWW is set with the same method as BWR.

BWW/BWR bit (BCSL Regsiter)

_				
Г	BWW2	BWW1	BWW0	Function
	BWR2	BWR1	BWR0	runction
Г	0	0	1	2states(0 wait) access fixed mode
	0	1	0	3states(1 wait) access fixed mode(Default)
	1	0	1	4states(2 wait) access fixed mode
Г	1	1	0	5states(3 wait) access fixed mode
Γ	0	1	1	WAIT pin input mode
		other		(Reserved)

(i) Waits number fixed mode


The bus cycle is completed with the set states. The number of states is selected from 2 states(0WAIT) to 5states(3WAIT).

(ii) WAIT pin input mode


This mode samples the WAIT input pins. It continuously samples the WAIT pin state and inserts a wait if the pin is active. The bus cycle is minimum 2 states. The bus cycle is completed when the wait signal is non-active (goes High) at 2 states. The bus cycle extends if the wait signal is active at 2 states and more.

(3) Basic bus timing


• External Read / Write Bus Cycle (0 WAIT)




• External Read / Write Bus Cycle (1 WAIT)




• External Read / Write Bus Cycle (0 WAITS in WAIT pin input mode)




• External Read / Write Bus Cycle (n WAITS in WAIT pin input mode)



• Example of WAIT Input Cycle (6WAIT)





3.6.4 List of registers

The memory control registers and the settings are described as follows. For the addresses of the registers, please refer to the List of Special Function Registers in section 5.

(1) Control registers

The control register is a pair of BCSL and BCSH. BCSL has the same configuration regardless of the block address areas.

Block CS/Wait Control Register (L)

BCSL (0148H)

	7	6	5	4	3	2	1	0
bit Symbol	-	BWW2	BWW1	BWW0	-	BWR2	BWR1	BWR0
Read/Write				\	V			
After Reset	-	0	1	0	-	0	1	0

BWW[2:0] Specifies the number of write waits.

001 = 2 states (0 WAIT) access

010 = 3 state (1 WAIT) access

101 = 4 states (2 WAIT) access

110 = 5 state (3 WAIT) access

011 = WAIT pin input mode

Others = (Reserved)

BWR[2:0] Specifies the number of read waits.

001 = 2 states (0 WAIT) access

010 = 3 state (1 WAIT) access

101 = 4 states (2 WAIT) access

110 = 5 state (3 WAIT) access

011 = WAIT pin input mode

Others = (Reserved)

Block CS/Wait Control Register (H)

BCSH (0149H)

	7	6	5	4	3	2	1	0
bit Symbol	BE	ВМ		•	BOM1	вом0	BBUS1	BBUS0
Read/Write	W							
After reset	1	0	0	0	0	0	0	0

BE Enable bit

0 = No chip select signal output

1 = Chip select signal output(Default)

Note: After reset release, only the enable bit BE of BCS register is valid("1").

BM Block address area specification

0 = Sets the block address area of CS to addresses 000000H to FFFFFFH. (Default)

1 = Sets the block address area of CS to programmable.

Note: After reset release, the block address area of CS is set to addresses 000000H to FFFFFH.

BOM[1:0]

00 = SRAM or ROM(Default)

others = (Reserved)

BBUS[1:0] Sets the data bus width

00 = 8bit(Default)

others = (Reserved)

(2) Block address register

A start address and an address area of the block address are specified by the memory start address register(MSAR) and the memory address mask register(MAMR). The memory start address register sets all start address similarly regardless of the block address areas. The bit to be set by the memory address mask register is depended on the block address area.

Memory Start Address Register

MSA (014BH)

					<u>_</u>			
	7	6	5	4	3	2	1	0
bit Symbol	MS23	MS22	MS21	MS20	MS19	MS18	MS17	MS16
Read/Write	RW							
After Reset	1	1	1	1	1	1	1	1

MS[23:16] Sets a start address.

Sets the start address of the block address areas. The bit are corresponding to the address A23 to 16.

Memory Address Mask Register

MAMR (014AH)

	7	6	5	4	3	2	1	0
bit Symbol	MV22	MV21	MV20	MV19	MV18	MV17	MV16	MV15
Read/Write	R/W							
After reset	1	1	1	1	1	1	1	1

MV[22:15]

Enables or masks comparison of the addresses. MV22 to MV15 are corresponding to addresses A22 to 15. If "0" is set, the comparison between the value of the address bus and the start address is enabled. If "1" is set, the comparison is inhibited.

3.7 8-bit Timers

The TMP92CW10 features eight built-in 8-bit timers (timers 0 to 7).

- 8-Bit Interval Timer Mode
- 16-Bit Interval Timer Mode
- 8-Bit Programmable Square Wave Pulse Generation Output Mode (PPG variable duty with variable cycle)
- 8-Bit Pulse Width Modulation Output Mode (PWM variable duty with constant cycle)

Figure 3.7.1 to Figure 3.7.4show block diagrams for Timer 01, Timer 23, Timer 45 and Timer 67. Each channel consists of an 8-bit up-counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels. The operation mode and timer flip-flops are controlled by five control SFRs (special-function registers).

Each of the four modules (timers 01, timers 23, timers 45 and timers 67) can be operated independently. All modules operate in the same manner; hence only the operation of timers 01 is explained here.

Module Timer 01 Timer 23 Timer 45 Timer 67 Specification Input pin for external TIO TI4 No External (shared with PC0) clock (shared with PC3) pin Output pin for timer TO1 **TO3** TO5 T07 flip-flop (shared with PC1) (shared with PC2) (shared with PC4) (shared with PC5) Timer run register TRUN01 (0080H) TRUN23 (0088H) TRUN45 (0090H) TRUN67 (0098H) TREG0 (0082H) TREG2 (008AH TREG4 (0092H) TREG6 (009AH Timer register SFR TREG1 (0083H) TREG3 (008BH) TREG5 (0093H) TREG7 (009BH) (address) Timer mode register TMOD01 (0084H) TMOD23 (008CH) TMOD45 (0094H) TMOD67 (009CH) Timer flip-flop control

TFFCR3 (008DH)

TFFCR5 (0095H)

TFFCR7 (009DH)

TFFCR1 (0085H)

register

Table 3.7.1 Module Specification Differences

3.7.1 Block diagrams




Figure 3.7.1 Timers 01 block diagram




Figure 3.7.2 Timers 23 block diagram




Figure 3.7.3 Timers 45 block diagram




Figure 3.7.4 Timers 67 block diagram

3.7.2 Operation of each circuit

(1) Prescalers


A 9-bit prescaler generates the input clock to timers 01. The clock ϕ T0 is divided by 4 the CPU clock fc and input to this prescaler.

The prescaler's operation can be controlled using TRUN01<T01PRUN> in the timer control register. Setting <T01PRUN> to 1 starts the count: setting <T10PRUN> to 0 clears the prescaler to zero and stops operation.

At fc = 20 MHz

Note: The following number in the parenthesis indicates the frequency when TMP92CW10 operates is the maximum frequency.

Input clock	Interval
φT1 (8/fc)	400 n
φT4 (32/fc)	1.6 μs
φT16 (128/fc)	6.4 μs
φT256 (2048/fc)	102.4 μs






Figure 3.7.5 Prescaler

(2) Up-counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TMOD01.

The input clock for UC0 is selectable and can be either the external clock input via the TI0 pin or one of the three internal clocks ϕ T1. ϕ T4 or ϕ T16. The clock setting is specified by the value set in TMOD01<T01CLK1,T01CLK0>.

The input clock for UC1 depends on the operation mode. In 16-Bit Timer Mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-Bit Timer Mode, the input clock is selectable and can either be one of the internal clocks ϕ T1. ϕ T16 or ϕ T256, or the comparator output (the match detection signal) from timer 0.

For each interval timer the timer operation control register bits TRUN01<T0RUN> and TRUN01<T1RUN> can be used to stop and clear the up-counters and to control their count. A Reset clears both up-counters, stopping the timers.

(3) Timer registers (TREG0 and TREG1)

These are 8-bit registers which can be used to set a time interval. When the value set in the timer register TREGO or TREG1 matches the value in the corresponding up-counter, the Comparator Match Detect signal goes Active. If the value set in the timer register is 00H, the signal goes Active when the up-counter overflows.

The TREGO and Register Buffer conprise a double-buffer structure.

The setting of the bit TRUN01<TORDE> determines whether TREG 0's double-buffer structure is enabled or disabled. It is disabled if <TORDE> = 0 and enabled if <TORDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2^n-1 overflow occurs in PWM Mode, or at the start of the PPG cycle in PPG Mode. Hence the double buffer cannot be used in Timer Mode.

A Reset initializes <TORDE> to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TORDE> to 1, and write the following data to the register buffer. Figure 3.7.6 shows the configuration of TREGO.




Figure 3.7.6 Configuration of TREG0

Note: The same memory address is allocated to the timer register and the register buffer. When <T0RDE> = 0, the same value is written to the register buffer and the timer register; when <T0RDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TREG0: 000082H TREG1: 000083H TREG2: 00008AH TREG3: 00008BH TREG4: 000092H TREG5: 000093H TREG6: 00009AH TREG7: 00009BH

All these registers are write-only and cannot be read.

(4) Comparator (CP0)

The comparator compares the value in an up-counter with the value set in a timer register. If they match, the up-counter is cleared to zero and an interrupt signal (INTTO or INTT1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TFF1)

The timer flip-flop (TFF 1) is a flip-flop inverted by the match detect signal (8-bit comparator output) generated by each internal timer..


Whether inversion is enabled or disabled is determined by the setting of the bit TFFCR1<TFF1IE> in the Timer Flip-Flop Control Register.

A Reset clears the value of TFF1 to 0. Writing 01 or 10 to TFFCRI<TFF1C1.TFF1C0> sets TFF1 to 0 or 1. Writing 00 to these bits inverts the value of TFF1 (this is known as software inversion).

The TFF1 signal is output via the TO1 pin (which can also be used as PC1). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the Port C Function Register PCFC.

3.7.3 SFRs






I2T01: Operation in IDLE2 Mod T01PRUN: Run prescaler T1RUN: Run Timer 1 T0RUN: Run Timer 0

Note: The values of bits 4 to 6 of TRUN01 are undefined when read.


Timers 23 Run Register



I2T23: Operation in IDLE2 Mod T23PRUN: Run prescaler T3RUN: Run Timer 3 T2RUN: Run Timer 2

Note: The values of bits 4 to 6 of TRUN23 are undefined when read.

Figure 3.7.7 Register for 8-bit Timers (TRUN01 and TRUN23)



I2T45: Operation during IDLE2-Mod T45PRUN: Run for prescaler

T5RUN: Run Timer 5 T4RUN: Run Timer 4

Note: The values of bits 4 to 6 of TRUN45 are undefined when read.


Timers 67 Run Register 7 3 0 6 TRUN67 T7RUN T6RDE T6RUN Bit symbol 12T67 T67PRUN (0098H)Read/Writ R/W R/W After Reset 0 0 0 0 0 Timer Run/Stop control Double IDLE2 buffer 0: Stop 0: Stop & Clear Function 0: Disable 1: Operate 1: Run (count up) 1: Enabl TREG6 double buffer control → Timer Run/Stop control Stop & Clear 0 Disable 0 Enalbe Run (count up)

12T67: Operation during IDLE2 Mod

T67PRUN: Run prescaler T7RUN: Run Timer 7 T6RUN: Run Timer 6

Note: The values of bits 4 to 6 TRUN67 are undefined when read.

Figure 3.7.8 Register for 8-bit Timers (TRUN45 and TRUN67)



Note: When setting the TI0 pin, first set the Port C setting, then TMOD01.

Figure 3.7.9 Register for 8-bit Timers (TMOD01)





Figure 3.7.10 Register for 8-bit Timers (TMOD23)



TI4 (external input) 00 φT1 (prescaler) 01 φT4 (prescaler) 10 φT16 (prescaler) Source clock for Timer 5 TMOD45 TMOD45 <T45M1~T45M0>≠01 <T45M1~T45M0>=01 Overflow output from 00 Comparator output from Timer 4 Timer 4 01 φ**T**1 10 φT16 (16-Bit Timer Mode) φT256 11 → PWM cycle 00 reserved (26-1) × clock source 10 $(2^7-1) \times clock source$ (28-1) × clock source 11 Operation mode for Timers 45 00 Two 8-bit timers 01 16-bit timer 8-bit PPG 10

8-bit PWM (Timer 4) + 8-bit timer (Timer 5)

Note: When setting the TI4 pin, first set the Port C setting, then TMOD45.

Figure 3.7.11 Register for 8-bit Timers (TMOD45)

11




Figure 3.7.12 Register for 8-bit Timers (TMOD67)




Figure 3.7.13 Register for 8-bit Timers (TFFCR1)




Figure 3.7.14 Register for 8-bit Timers (TFFCR3)




Figure 3.7.15 Register for 8-bit Timers (TFFCR5)




Figure 3.7.16 Register for 8-bit Timers (TFFCR7)

Timer Register (TREG 0 to 7)

Address	7	6	5	4	3	2	1	0
82H								
				unde	fined			
1								
83H								
				unde	fined			
8AH								
				unde	fined			
0011								
8BH								
2011								
92H								
021								
930								
ا میں								
301								
-								
gr H								
35.1								
	82H 83H 8AH 8BH 92H 93H 9AH	82H 83H 8AH 8BH 92H 93H	82H 83H 8AH 8BH 92H 93H	82H 83H 8AH 8BH 92H 93H	82H V unde 83H V unde 8AH V unde 8AH V unde 8BH V unde 92H V unde 93H V unde 93H V unde	82H	82H	82H

Figure 3.7.17 Register for 8-bit Timers (TREG0 to TREG7

3.7.4 Operation in each mode

(1) 8-Bit Timer Mode

Both timer 0 and timer 1 can be used independently as 8-bit interval timers.

① Generating interrupts at a fixed interval (using timer 1)

To generate interrupts at constant intervals using timer 1 (INTT1), first stop timer 1, then set the operation mode and input clockusing the TMOD01 register and the counter value using the TREG1 registers. Then enable the interrupt INTT1 and start timer 1 counting.

Example: To generate an INTT1 interrupt every 4 μ seconds at fc = 20 MHz, set each register as follows:

	MS	В						- 1	LSB	
_		7	6	5	4	3	2	1	0	
TRUN01	←	-	x	х	х	-	-	0	-	Stop timer 1 and clear it to 0.
TMOD01	\leftarrow	0	0	x	Х	0	1	-	-	Select 8-Bit Timer Mode and select φT1 (0.4 μs at fc = 20
										MHz) as the input clock.
TREG1	\leftarrow	0	1	1	0	0	1	0	0	Set TREG1 to 40 μ s ÷ ϕ T1 = 100 = 64H
INTET01	←	Х	1	0	1	-	-	-	-	Enable INTT1 and set it to Level 5.
_TRUN01	←	-	Х	Х	Х	-	1	1	-	Start timer 1 counting.

Note: X = Don't care; "-" = No change

Select the input clock using Table 3.7 2.

Table 3.7.2 Selecting Interrupt Interval and the Input Clock Using 8-Bit Timer

	· · · · · · · · · · · · · · · · · · ·	
Input Clock	Interrupt Interval (at fc = 20 MHz)	Resolution
φT1 (8/fc)	0.4 μs to 102.4 μs	0.4 μs
φT4 (32/fc)	1.6 μs to 409.6 μs	1.6 µs
φT16 (128/fc)	6.4 μs to 1.639 ms	6.4 μs
φT256 (2048/fc)	102.4 μs to 26.22 ms	102.4 μs

Note: The input clocks for timer 0 and timer 1 differ as follows:

timer 0: Uses timer 0 input (TI0) and can be selected from $\phi T1,\,\phi T4$ or $\phi T16$

timer 1: Match output of timer 0 (T0TRG) and can be selected from \$\phi\$T1, \$\phi\$T16 or \$\phi\$T256

② Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TFF1) is inverted at constant intervals and its status output via the timer output pin (TO1).

Example: To output a $2.4 \cdot \mu s$ square wave pulse from the TO1 pin at fc = 20 MHz, use the following procedure to make the appropriate register settings. This example uses timer 1; however, either timer 0 or timer 1 may be used.

_		7	6	5	4	3	2	1	0		
TRUNCI	\leftarrow	-	Х	Х	Х	-	-	0	-	Stop timer 1 and clear it to 0.	
TMOD01	\leftarrow	0	0	Х	х	0	1	-	-	Select 8-Bit Timer Mode and select ϕ T1 (0.4 μ s at fc = 2	0
										MHz) as the input clock.	
TREG1	←	0	0	0	0	0	0	1	1	Set the timer register to 2.4 μ s ÷ ϕ T1 ÷ 2 = 3	
TFFCR1		Х	Х	x	x	1	0	1	1	Clear TFF1 to 0 and set it to invert on the match detec	:t
										signal from timer 1.	
PCCR	←	x	x	-	-	-	_	1	-	Cot DC1 to function on the TO1 min	
PCFC	←	Х	Х	-	-	-	-	1	-	Set PC1 to function as the TO1 pin.	
_TRUNO1	←	_	x	x	x	-	1	1	-	Start timer 1 counting.	

Note: X = Don't care; "-" = No change




Figure 3.7.18 Square wave output timing chart (50% Duty)

Making timer 1 count up on the match signal from the timer 0 comparator Select 8-Bit Timer Mode and set the comparator output from timer 0 to be the input clock to timer 1.




Figure 3.7.19 Timer 1 Count Up on Signal from Timer 0

(2) 16-Bit Timer Mode

The two 8-bit timers timer 0 and timer 1 can be cascaded together to comprise a 16-bit interval timer.

To make a 16-bit interval timer in which timer 0 and timer 1 are cascaded together, set TMOD01 < T01M1, T01M0> to 01.

In 16-Bit Timer Mode, the overflow output from timer 0 is used as the input clock for timer 1, regardless of the value set in TMOD01<T1CLK1.T1CLK0>. Table 3.7 4(1) shows the relationship between the timer (interr upt) cycle and the input clock selection.

To set the timer interrupt interval, set the lower eight bits in timer register TREGO and the upper eight bits in TREG1. Be sure to set TREGO first (as entering data in TREGO temporarily disables the compare, while entering data in TREG1 starts the compare).

Setting example: To generate an INTT1 interrupt every 0.4 seconds at fc = 20 MHz, set the timer registers TREG0 and TREG1 as follows:

If ϕ T16 (6.4 μ s at 20 MHz) is used as the input clock for counting, setthe following value in the registers: 0.4 s ÷ 6.4 μ s = 62500 = F424H; i.e. set TREG1 to F4H and TREG0 to 24H.

The comparator's match-detect signal is output from timer 0 each time the upcounter UC0 matches TREGO; however, the much does not clear the up-counter UC0. In the case of the timer 1 comparator, the match detect signal is output on each comparator pulse on which the values in the up-counter UC1 and TREGI match. When the match detect signal is output simultaneously from both the comparators timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to 0 and the interrupt INTT1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TFR is inverted.

Example: When TREG1 = 04H and TREG0 = 80H




Figure 3.7.20 Timer output by 16-Bit Timer Mode

(3) 8-Bit PPG (Programmable Pulse Generation) Output Mode

Square wave pulses can be generated at any frequency and duty ratio by timer 0. The output pulses may be active-Low or active-High. In this mode timer 1 cannot be used.

Timer 0 outputs pulses on the TO1 pin (which can also be used as PC1).




Figure 3.7.21 8 bit PPG output waveforms

In this mode a programmable square wave is generated by inverting the timer output each time the 8-bit up-counter (UCO) matches the value in one of the timer registers TREGO or TREG1.

The value set in TREG0 must be smaller than the value set in TREG1.

Although the up-counter for timer 1 (UC1) is not used in this mode. TRUN01<T1RUN> should be set to 1 so that UC1 is set for counting.

Figure 3.7.22 shows a block diagram representing this mode.




Figure 3.7.22 Block diagram of 8-Bit PPG Output Mode

If the TREGO double buffer is enabled in this mode, the value of the register buffer will be shifted into TREGO each time TREG1 matches UCO.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).





Figure 3.7.23 Operation of register buffer

Example: To generate 1/4-duty 62.5 kHz pulses (at fc = 20 MHz):



Calculate the value which should be set in the timer register.

To obtain a frequency of 62.5 kHz, the pulse cycle t should be: t = 1/62.5 kHz = 16μ s ϕ T1 = 0.4 μ s (at 20 MHz):


$$16 \,\mu s \div 0.4 \,\mu s = 40$$

Therefore set TREG1 to 40 (28H)

The duty is to be set to 1/4: $t \times 1/4 = 16 \mu s \times 1/4 = 4 \mu s$

$$4 \mu s \div 0.4 \mu s = 10$$

Therefore, set TREG0 = 10 = 0AH.



Note: X = Don't care; "-" = No change

(4) 8-Bit PWM Output Mode

This mode is only valid for timer 0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When timer 0 is used the PWM pulse is output on the TO1 pin (which is also used as PC1). Timer 1 can also be used as an 8-bit timer.

The timer output is inverted when the up-counter (UC0) matches the value set in the timer register TREG0 or when 2^n-1 counter overflow occurs (n = 6, 7 or 8 as specified by TMOD01<PWM01~PWM00>). The up-counter UC0 is cleared when 2^n-1 counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TREG0 < value set for 2^n-1 counter overflow Value set in TREG0 $\neq 0$




Figure 3.7.24 8-bit PWM waveforms

Figure 3.7.25 shows a block diagram representing this mode.




Figure 3.7.25 Block diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will be shifted into TRECO if $2^n - 1$ overflow is detected when the TRECO double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.7.26 Register buffer operation

Example: To output the following PWM waves on the TO1 pin at fc = 20 MHz:



To achieve a 50.8- μ s PWM cycle by setting ϕ T1 to 0.4 μ s (at fc = 20 MHz):

$$50.8 \, \mu s \div 0.4 \, \mu s = 127$$

 $2^{n} - 1 = 127$

Therefore n should be set to 7.

Since the low-level period is $36.0\,\mu s$ when $\phi T1 = 0.4\,\mu s$.

set the following value for TRECO:

$$36.0 \, \mu s \div 0.4 \, \mu s = 90 = 5 \Lambda H$$

	MS	В						ı	LSB		
_		7	6	5	4	3	2	1	0		
TRUN01	←	_	Х	Х	Х	-	-	-	0		Stop timer 0 and clear it to 0.
TMOD01	←	1	1	1	0	-	-	0	1		Select 8-Bit PWM Mode (cycle: 2-1) and select \$T1 as
											the input clock.
TREG0	←	0	1	0	1	1	0	1	0		Write 5AH.
TFFCR1	←	Х	X	Х	Х	1	0	1	Х		Clear TFF1 to 0, enable the inversion and double buffer.
PCCR	-	x	х	_	_	_	_	1	_	٦	
PCFC		x		_	_	_	_	1	_	1	Set PC1 and the TO1 pin.
TRUN01	←	1	X	х	х	-	1	-	1	•	Start timer 0 counting.

Note: X = Don't care; "-" = No change

Table 3.7.3 PWM cycle

		PWM Interval (at fc = 20MHz)	
	φΤ1	фТ4	φT16
2 ⁶ – 1	25.2 μs (39.7 kHz)	100.8 μs (9.92 kHz)	403.2 μs (2.48 kHz)
2 ⁷ – 1	50.8 μs(19.6 kHz)	203.2 μs (4.92 kHz)	810 μs (1.23 kHz)
2 ⁸ – 1	102 μs (9.80 kHz)	408 μs (2.45 kHz)	1.63 ms (0.61 kHz)

(5) Settings for each mode

Table 3.7.4 shows the SFR settings for each mode.

Table 3.7.4 Timer mode setting registers

Register name		TMO	D01		TFFCR1
<bit symbol=""></bit>	<t01m1:0></t01m1:0>	<pwm01:00></pwm01:00>	<t1clk1:0></t1clk1:0>	<t0clk1:0></t0clk1:0>	<tff1is></tff1is>
Function	Timer mode	PWM cycle	Upper timer	Lower timer	Timer F/F
Tunction	Tilller mode	F VV IVI CYCIE	input clock	input clock	invert signal select
			Lower timer match,	External clock,	0: timer0 output
8-bit timer × 2 channels	00	-	φΤ1, φΤ16, φΤ256	φΤ1, φΤ4, φΤ16	1: timer1 output
			(00, 01, 10, 11)	(00, 01, 10, 11)	1. umer routput
				External clock,	
16-bit timer mod	01	-	-	φΤ1, φΤ4, φΤ16	-
				(00, 01, 10, 11)	
				External clock,	
8-bit PPG × 1 channel	10	-	-	φΤ1, φΤ4, φΤ16	-
				(00, 01, 10, 11)	
		2 ⁶ – 1, 2 ⁷ – 1, 2 ⁸ – 1		External clock,	
8-bit PWM × 1 channel	11	_	-	φΤ1, φΤ4, φΤ16	-
		(01, 10, 11)		(00, 01, 10, 11)	
8-bit timer × 1 channel	11		φΤ1, φΤ16 , φΤ256 (01, 10, 11)	-	Output disabled

Note:"-" = Don't care

3.8 16-Bit Timer/Event Counters

The TMP92CW10 incorporates two multifunctional 16-bit timer/event counters (timer 8 and timer A) which have the following operation modes:

- 16-Bit Interval Timer Mode
- 16-Bit Event Counter Mode
- 16-Bit Programmable Pulse Generation (PPG) Mode
 The capture function enables selection of the following modes.
- Frequency Measurement Mode
- Pulse Width Measurement Mode
- Time Differential Measurement Mode

Figure 3.8.1 and 3.8.2 show block diagrams for timer 8 and timer A.

Each timer/event counter channel consists of a 16-bit up-counter, two 16-bit timer registers (one of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit. Each timer/event counter is controlled by an 11-byte control SFR. The two channels (timer 8 and timer A) can be used independently. The two channels feature the same operations except for those descrivewd in Table 3.8.1. Thus, only the operation of timer 8 is explained below.

Table 3.8.1 Differences between Timer 8 and Timer A

Specification	Channel	Timer 8	Timer A		
External Pins	External clock / Capture trigger input pins Timer flip-flop output pins	TI8 (also used as PD0) TI9 (also used as PD1) TO8 (also used as PD2)	TIA (also used as PD4) TIB (also used as PD5) TOA (also used as PD6)		
	Timer Run Register Timer Mode Register	TO9 (also used as PD3) TRUN8 (00A0H) TMOD8 (00A2H)	TOB (also used as PD7) TRUNA (00B0H) TMODA (00B2H)		
	Timer Flip-Flop Control Register	TFFCR8 (00A3H)	TFFCRA (00B3H)		
SFR (address)	Timer Register	TREG8L (00A8H) TREG8H (00A9H) TREG9L (00AAH) TREG9H (00ABH)	TREGAL (00B8H) TREGAH (00B9H) TREGBL (00BAH) TREGBH (00BBH)		
	Capture Register	CAP8L (00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH)	CAPAL (00BCH) CAPAH (00BDH) CAPBL (00BEH) CAPBH (00BFH)		

3.8.1 Block diagrams




Figure 3.8.1 Block Diagram of Timer 8




Figure 3.8.2 Block diagram of Timer A

3.8.2 Operation of each block

(1) Prescaler

The 5-bit prescaler generates the source clock for Timer 8. The prescaler clock (ϕ T0) is generated by dividing fc by 4.

The prescaler can be started or stopped using TRUN8<T8PRUN>. Counting starts when <T8PRUN> is set to 1: the prescaler is cleared to zero and stops operation when <T8PRUN> is set to 0.

Table 3.8.2 shows the prescaler clock resolution.

Table 3.8.2 Prescaler clock resolution

Input clock	Interval (@ fc = 20MHz)
фТ1	0.4 μs
фТ4	1.6 µs
фТ16	6.4 μs

(2) Up-counter (UC8)

UC8 is a 16-bit binary counter which counts up pulses input from the clock specified by TMOD8 <T8CLK1,T8CLK0>.

Any one of the prescaler internal clocks ϕ T1. ϕ T4 and ϕ T16 or an external clock input via the T18 pin can be selected as the input clock. Counting or stopping & clearing of the counter is controlled by TRUNS<T8RUN>.

When clearing is enabled, the up-counter UC8 will be cleared to zero each time its value matches the value in the timer register TREG9H/L. Clearing can be enabled or disabled using TMOD8<T8CLE>.

If clearing is disabled, the counter operates as a free-running counter.

A Timer Overflow interrupt (INTTO8) is generated when UC8 overflow occurs.

(3) Timer registers (TREG8H/L and TREG9H/L)

These two 16-bit registers are used to set the interval time. When the value in the up-counter UC8 matches the value set in this timer register, the comparator match - detect signal will output.

The timer registers TREG8H/L and TREG9H/L can be set using either a 2-byte data transfer instruction or two 1-byte data transfer instructions. the first to set the lower 8 bits and second to set the upper 8 bits.

The TREG8 timer register has a double-buffer structure, and is paired with Register Buffer 8. The value set in TRUN8<T8RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when <T8RDE> = 0, and enabled when <T8RDE> = 1.


When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up-counter (UC8) and the timer register TEG9 match.


After a reset. TR EG8 and TREG9 are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a Reset <T8RDE> is initialized to 0. disabling the double buffer. To use the double buffer, write data to the timer register, set <T8RDE> to 1, then write data to the register buffer as shown below.

TREG8 and the register buffer both have the same memory addresses (0000A8H and 0000A9H) allocated to them. If <T8RDE> = 0, value are written to both the timer register and the register buffer. If <T8RDE> = 1, the values are written to the register buffer only.

The addresses of the Timer Registers are as follows:






The Timer Registers are write-only registers and thus cannot be read.

(4) Capture Registers (CAP8H/L and CAP9H/L)

These 16-bit registers are used to latch the values in the up-counter UC8. Data in the Capture Registers should be read using a 2-byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte.

The addresses of the Capture Registers are as follows:



The Capture Registers are read-only registers and thus cannot be written to.

(5) Capture input control and external interrupt control

This circuit controls the timing for latching the value of up-counter UC8 into GAP8, for controlling CAP8 and for generating external interrupts. The latch timing for capture register and the edge selection for external interrupts are determined by TMOD8<CAP89M1.CAP89M0>.

The external interrupt INT6 is always generated on the rising edge.

In addition, the value in the up-counterUC8 can be loaded into a capture register by software. Whenever 0 is written to TMOD8<CAP8IN>, the current value in the up-counter UC8 is loaded into the capture register CAP8. It is necessary to keep the prescaler in Run Mode (i.e. TRUN8<T8PRUN> must be held at a value of 1).

(6) Comparators (CP8 and CP9)

CP8 and CP9 are 16-bit comparators which compare the value in the up-counter UC8 with the value set in TREG8 or TREG9 respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt INTTR8 or INTTR9 respectively.

(7) Timer flip-flops (TFF8 and TFF9)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the Capture Registers. Inversion can be enabled and disabled for each element using TFFCR8<CAP9T8.CAP9T8.EQ9T8.EQ8T8>. After a reset the value of TFF8 and TFF9 are undefined. If 00 is written to TFFCR8<TFF8C1.TFF8C0> or <TFF9C1.TFF9C0>. TFF8 or TFF9 will be inverted. If 01 is written to the capture registers, the value of TFF8 or TFF9 will be set to 1. If 10 is written to the capture registers, the value of TFF8 or TFF9 will be set to 0.

The values of TFF8 and TFF9 can be output via the Timer Output pins TO8 and TO9 (which also function as PD2 and PD3 respectively). The timer output should be specified using the Port 8 SFR.

3.8.3 SFR

Timer 8 Run Register

TRUN8 (00A0H)

	7	6	5	4	3	2	1	_ 0
Bit symbol	T8RDE	-	-	_	I2T8	T8PRUN		T8RUN
Read/Write	R/W	R/W			R/W	R/W		R/W
After Reset	0	0	_	-	0	0	1	0
Function	Doubl Buffer 0: Disable 1: Enable	Write 0			IDLE2 0: Stop 1: Operate	Timer Run/S 0: Stop & Cl 1: Run (coul	ear	

Count operation

0 Stop and Clear
1 Count

12T8: Operation during IDLE2-mod T8PRUN: Operation of prescaler T8RUN: Operation of Timer 8

Note: The 1, 4 and 5 of TRUN8 are read as underfined value.

Timer A Run Register

TRUNA (00B0H)

	7	6	5	4	3	2	1	0
Bit symbol	TARDE	-		-	I2TA	TAPRUN	-	TARUN
Read/Write	R/W	R/W			R/W	R/W		R/W
After Reset	0	0	_	-	0	0	ı	0
Function	Doubl Buffer 0: Disable 1: Enable	W rite 0			IDLE2 0: Stop 1: Operate	16 Bit Time 0: Stop & Cl 1: Run (cou		ntrol

Count Operation

O Stop and Clear

Count

I2TA: Operation during IDLE2-mod TAPRUN: Operation of prescaler TARUN: Operation of Timer A

Note: The 1, 4 and 5 of TRUNA are read as underfined value.

Figure 3.8.3 Registers for 16-bit Timers (TRUN8, TRUNA)

92CW10 - 101




Figure 3.8.4 Registers for 16-bit Timers (TMOD8)




Figure 3.8.5 Registers for 16-bit Timers (TMODA




Figure 3.8.6 Registers for 16-bit Timers (TFFCR8)




Figure 3.8.7 Registers for 16-bit Timers

				miller neg	jister (Time	10, 11111617	¬,		
		7	6	5	4	3	2	1	0
TDECO	Bit symbol					<u>.</u>			
TREG8L	Read/Writ				V	V			•
(H8A00)	After reset				Unde	efined			
TDECON	Bit symbol					•			
TREG8H	Read/Writ				V	٧			-
(00A9H)	After reset				Unde	fined			
TDEON	Bit symbol					•			
TREG9L (00AAH	Read/Writ				V	v			
OUAAH	After reset				Unde	fined			
TDECOU	Bit symbol					-			
TREG9H	Read/Writ				ν	٧			
(00ABH)	After reset				Unde	fined			
TDEOM	Bit symbol								
TREGAL	Read/Writ				V	v			
(00B8H)	After reset				Unde	fined			
TDEOALL	Bit symbol					-			
TREGAH	Read/Writ				V	V			
(00B9H)	After reset				Unde	fined			
	Bit symbol					•			
TREGBL	Read/Writ				٧	٧			
(00BAH)	After reset				Unde	fined			
	Bit symbol								
TREGBH	Read/Writ				٧	٧			
(00BBH)	After reset				Unde	fined			
•									
•				apture Reg	ister (Time		4)		
•		7	C:	apture Reg	ister (Time	r8, Timer/	A) 2	1	0
CAPRI	Bit symbol	7					7	1	0
CAP8L	Bit symbol Read/Writ	7			4		7	1	0
CAP8L (00ACH)		7			4 F	3	7	1	0
(00ACH)	Read/Writ	7			4 F	3 R Ifined	7	1	0
(00ACH)	Read/Writ After reset	7			4 F Unde	3 R Ifined	7	1	0
(00ACH)	Read/Writ After reset Bit symbol	7			4 Unde	3 R Inned	7	1	0
(00ACH) CAP8H (00ADH)	Read/Writ After reset Bit symbol Read/Writ	7			4 Unde	3 R Infined	7	1	0
(00ACH) CAP8H (00ADH) CAP9L	Read/Writ After reset Bit symbol Read/Writ After reset	7			4 Unde	3 Riffined	7	1	0
(00ACH) CAP8H (00ADH)	Read/Writ After reset Bit symbol Read/Writ After reset Bit symbol	7			4 Unde	3 Riffined	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH)	Read/Writ After reset Bit symbol Read/Writ After reset Bit symbol Read/Writ	7			4 Unde	3 dined	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH)	Read/Writ After reset Bit symbol Read/Writ After reset Bit symbol Read/Writ After reset	7			Unde	3 dined	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH)	Read/Writ After reset Bit symbol Read/Writ After reset Bit symbol Read/Writ After reset Bit symbol	7			Unde	3 Iffined Iffined Iffined Iffined	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH)	Read/Writ After reset Bit symbol Read/Writ	7			F Unde	3	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH)	Read/Writ After reset Bit symbol Read/Writ After reset	7			F Unde	3 Iffined	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH)	Read/Writ After reset Bit symbol	7			Unde	3 Iffined	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH) CAPAL (00BCH)	Read/Writ After reset Bit symbol Read/Writ	7			F Under	3 Infined Infi	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH) CAPAL (00BCH)	Read/Writ After reset Bit symbol Read/Writ After reset	7			F Under	3 Infined Infi	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH) CAPAL (00BCH)	Read/Writ After reset Bit symbol	7			F Under Unde	3 Infined Infi	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH) CAPAL (00BCH)	Read/Writ After reset Bit symbol Read/Writ	7			F Under Unde	3 Infined Infi	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH) CAPAL (00BCH) CAPAH (00BDH)	Read/Writ After reset Bit symbol Read/Writ After reset	7			F Under Unde	3 Iffined Iff	7	1	0
(00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH) CAPAL (00BCH)	Read/Writ After reset Bit symbol	7			F Under Unde	3 Iffined Iff	7		0
(00ACH) CAP8H (00ADH) CAP9L (00AEH) CAP9H (00AFH) CAPAL (00BCH) CAPAH (00BDH)	Read/Writ After reset Bit symbol Read/Writ	7			F Under Unde	3	7		0
CAP9H (00ACH) CAP9L (00AEH) CAP9H (00AFH) CAPAL (00BCH) CAPAH (00BDH)	Read/Writ After reset Bit symbol Read/Writ After reset	7			Under	3	7		0

Figure 3.8.8 Registers for 16-bit Timers (TREG8L/H to TREGBL/H and CAP8L/H to CAP8L/H) $\,$

3.8.4 Operation in each mode

(1) 16-Bit Interval Timer Mode

Generating interrupts at fixed intervals

In this example, the interrupt INTTR9 is set to be generated at fixed intervals. The interval time is set in the timer register TREG9.

_		7	6	5	4	3	2	1	0	
TRUN8	←	0	0	Х	Х	-	0	х	0	Stop Timer 8.
INTET89	←	Х	1	0	0	X	0	0	0	Enable INTTR9 and set Interrupt Level 4. Disable INTTR8.
TFFCR8	\leftarrow	1	1	0	0	0	0	1	1	Disable the trigger.
TMOD8	\leftarrow	0	0	1	0	0	1	*	*	Select internal clock for input and
				(*	* =	01	, 1	ο,	11)	disable the capture function.
TREG9	←	*	*	*	*	*	*	*	*	Set the interval time (16 bits).
		*	*	*	*	*	*	*	*	
TRUNS	←	0	0	х	х	_	1	х	1	Start Timer 8.

Note: X = Don't care; "-" = No change

(2) 16-Bit Event Counter Mode

If the external clock (TI8 pin input) is selected as the input clock in 16-Bit Timer Mode, the timer can be used as an event counter. Up counter on the rising edge of TI8 pin input. To read the value of the counter, first perform software capture once, then read the captured value.

_		7	6	5	. 4	3	2	1	0	
TRUN8	←	0	0	Х	Х	-	0	X	0	Stop Timer 8.
PDCR	←	-	-	-	-	-	-	-	0	Set PD0 to Input Mode.
INTET89	←	Х	1	0	0	Х	0	0	0	Enable INTTR9 and set Interrupt Level 4. Disable INTTR8.
TFFCR8	←	1	1	0	0	0	0	1	1	Disable the trigger.
TMOD8	←	0	0	1	0	0	1	0	0	Select TI8 as the input clock.
TREG9	\leftarrow	*	*	*	*	*	*	*	*	Set the number of counts (16 bits).
		*	*	*	*	*	*	*	*	
_TRUN8	←	0	0	Х	х	-	1	Х	1	Start Timer 8.

Note: X = Don't care; "-" = No change

When the timer is used as an event counter, set the prescaler in Run Mode (by setting TRUN8<T8PRUN> to 1).

(3) 16-Bit Programmable Pulse Generation (PPG) Output Mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either active-Low or active-High.

IN PPG Mode a match between the valu of the up-counter UC8 and either timer register TREG8 or TREG9 inherts the output value for timer flip-flop TFF8. The TFF8 output value is output on TO8. In this mode the following conditions must be satisfied.

(Value set in TREG9) < (Value set in TREG9)




Figure 3.8.9 Programmable Pulse Generation (PPG) Output Waveforms

When the TREG8 double buffer is enabled in this mode, the value of Register Buffer 8 will be shifted into TREG8 when the up-counter value matchesTREG9. This feature facilitates the handling of low-duty waves.




Figure 3.8.10 Operation of Register Buffer

The following block diagram illustrates this mode.




Figure 3.8.11 Block diagram of 16-bit PPG Output Mode

The following example shows how to set 16-Bit PPG Output Mode:

_		,	О	Э	4	3	2		U	
TRUN8	←	0	0	Х	Х	-	0	Х	0	Disable the TREG8 double buffer and stop timer 8.
TREG8	←	*	*	*	*	*	*	*	*	Set the duty ratio (16 bits).
		*	*	*	*	*	*	*	*	
TREG9	←	*	*	*	*	*	*	*	*	Set the frequency (16 bits).
		*	*	*	*	*	*	*	*	
TRUN8	←	1	0	Х	X	-	0	Х	0	Enable the TREG8 double buffer.
										(The duty and frequency are changed on an INTTR9
										interrupt.)
TFFCR8	←	Х	Х	0	0	1	1	1	0	Set the mode to invert TFF8 at the match with
										TREG8/TREG9. Set TFF8 to 0.
TMOD8	←	0	0	1	0	0	1	*	*	Select the internal clock as the input clock and disable
				(** =	= 01	, 1	Ο,	11)	the capture function.
PDCR	←	-	_	-	-	-	1	-	_	Cat PRO to formation on TOO
PDFC	←	-	-	-	-	-	1	-	-	Set PD2 to function as TO8.
TRUN8	←	1	0	Х	Х	-	1	х	1	Start Timer 8.

Note: X = Don't care; "-" = No change

(4) Capture function examples

The capture function can be used in many ways. The following are examples:

- One-shot pulse triggered by an external tregger pulse input
- ② For frequency measurement
- Tor pulse width measurement
- For time difference measurement

① One-shot pulse output triggered by an external trigger pulse input

Set the up-counter UC8 to Free-Running Mode and to count the pulses from the internal clock input, input an external trigger pulse via the TI8 pin. and load the value of the up-counter into the capture register CAP8 on the rising edge of the TI8 input signal.

When the interrupt INT5 is generated on the rising edge of the TI8 input set TREG8 to the CAP8 value (c) plus a delay time (d) and set TREG9 to the value (c \pm d) plus the one-shot pulse width (p). (Thus TREG8 = c \pm d and TREG9 = c \pm d \pm p.)

When the interrupt INT5 occurs. TFFCIB<EQ9T8,EQ8T8> should be set to 11. The output value for TFF8 is inverted when the up-counter value matches TREG8 or TREG9. INTTR9 interrupt occurs. a one-shot pulse will be output and inversion will be disabled.

(c). (d) and (p) correspond to c. d and p in Figure 3.8.12.





Figure 3.8.12 One-shot pulse output triggered by an external trigger pulse input (with delay)

Setting example: To output a 2-ms one-shot pulse with a 3-ms delay to the external trigger pulse via the TI8 pin.



Note: X = Don't care; "-" = No change

If no delay time is necessary, invert the timer flip-flop TFF8 when the up-counter value is loaded into the capture register (CAP8) and set the value of TREG9 to the value of CAP8 (c) plus the one-shot pulse width (p) when the interrupt INT5 occurs. TFF8 inversion should be enabled when the up-counter (UC8) value matches TÆG9, and disabled when the interrupt INTTR9 is generated.




Figure 3.8.13 One-shot pulse output triggered by an external trigger pulse input (without delay)

② Frequency measurement

The frequency of the external clock can be measured in this mode. The clock is input via the TI8 pin and its frequency is measured using the two 8-bit timers of Timer 01 and the 16-bit timer / event counter Timer 8.

The TI8 pin input should be selected as the clock input to Timer 8. Set TMOD8<CAP89M1.CAP89M0> to 11. The value of the up-counter is loaded into the capture register CAP8 on the rising edge of the TFF1 signal from the timer flip-flop for the two 8-bit timers (Timer 01), and loaded into AP9 on the falling edge of the TFF1 signal.

The frequency is calculated using the difference between the values loaded into CAP8 and CAP9 when the interrupt (INTTO or INTT1) is generated by either one of the 8-bit timers.




Figure 3.8.14 Frequency measurement

For example, if the value for the level 1 width of TFH of the 8-bit timer is set to $0.5~\rm s$ and the difference between the values in C AP8 and CAP9 is 100, the frequency is $100 \div 0.5~\rm s = 200~Hz$.

3 Pulse width measurement

This mode allows the H-level width of an external pulse to be measured. With the 16-bit timer / event counter operating as a free-running counter counting the pulses from the internal clock input, the external pulse is input via the TI8 pin. Then, the capture function is used to load values from UC8 into CAP8 and CAP9 on the rising and falling edges of the external trigger pulse respectively. The interrupt INT5 is generated on the falling edge of TI8.

The pulse width is obtained from the difference between the values in AP8 and CAP9 and the period of the internal clock.

For example, if the period of the internal clock is 0.8 μ s and the difference between the values in CAP8 and CAP9 is 100, the pulse width is $100\times0.8~\mu s=80~\mu s$.

In addition, the pulse widthin excess of the UC8 maximum count time specified by the clock source can be measured in software.




Figure 3.8.15 Pulse width measurement

Note: In Pulse Width Measuring Mode only (i.e. when TMOD 8<CAP89M1,CAP89M0> = 10), th external interrupt INT5 is generated on the falling edge of the signal input to the TI8 pin. In other modes it is generated on the rising edge.

The width of the L level is obtained at the second INT5 interrupt by multiplying the difference between the first C9 pulse and the second C8 pulse by the period of the internal clock.

Time difference measurement

This mode is used to measure the time difference between the rising edges of the external pulses input via TI8 and TI9.

With the 16-bit timer / event counter (timer 8) operating as a free-running counter counting the pulses from the internal clock input, load the UC8 value into CAP8 on the rising edge of the signal input via TI8. This generates the interrupt INT5.

Similarly, the UC8 value is loaded into CAP9 on the rising edge of the signal input via TI9, generating the interrupt INT6.

The time difference between these pulses can be obtained by multiplying the value subtracted CAP8 from CAP9 and the internal clock cycle together at which loading the up-counter value into CAP8 and CAP9 has been done.




Figure 3.8.16 Time difference measurement

3.9 Serial Channels

TMP92CW10 incorporates two serial I/O channels. UART Mode (asynchronous transmission) or I/O Interface Mode (synchronous transmission) can be selected for both channels independently...

I/O Interface Mode	Mode 0:	For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.
TIADMAC 3	Mode 1:	7-bit data
• UART Mode	Mode 1: Mode 2: Mode 3:	8-bit data 9-bit data

In Mode 1 and Mode 2 a parity bit can be added. Mode 3 has a wake-up function for making the master controller start slave controllers in a serial link.

Figure 3.9.2 and Figure 3.9.3 are block diagrams for the two channels.

Serial Channels 0 and 1 can be used independently.

Both channels operate in the same function except for the following points: thus only the operation of Channel 0 is explained below.

Table 3.9.1 Differences between Channels 0 and 1

	Channel 0	Channel 1
Pin Name	TXD0 (PF0) RXD0 (PF1) CTS0 /SCLK0 (PF2)	TXD1 (PF3) RXD1 (PF4) CTS1/SCLK1 (PF5)




Figure 3.9.1 Data formats

3.9.1 Block diagrams for each circuit




Figure 3.9.2 Block diagram for the Serial Channel 0




Figure 3.9.3 Block diagram for the Serial Channel 1

3.9.2 Operation for each circuit

(1) Prescaler

The two serial clocks are generated using a 6-bit prescaler. The clockpT0 is divided by 4 the CPU clock fc and input to this prescaler. The prescaler can be run by selecting the baud rate generator.

Table 3.9.2 shows prescaler clock resolution into the Baud rate generator.

Table 3.9.2 Prescaler Clock Resolution to Baud Rate Generator

Input clock	Clock resolution
φТО	fc/ ₂ 2
фТ2	fc/ ₂ 4
фТ8	fc/ ₂₆
фТ32	fc/ ₂ 8

The Baud Rate Generator selects between 4 clock inputs : $\phi T0$. $\phi T2$. $\phi T8$, and $\phi T32$ among the prescaler outputs.




Figure 3.9.4 6-bit prescaler

(2) Baud rate generator

The baud rate generator is a circuit which generates transmission and receiving clocks which determine the transfer rate of the serial channels.

The input clock to the baud rate generator. ϕ T0, ϕ T2, ϕ T8 or ϕ T32. is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1 to BR0CK0> field in the Baud Rate Generator Control Register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or by n + m / 16 (n = 2 to 15. m = 0 to 15) for a total of 16 different values, determining the transfer rate.

The transfer rate is determined by the settings BR0CR<BR0ADDE. BR0S3 to BR0S0> and BR0ADD<BR0K3 to BR0K0>.

• In UART Mode

(1) When BROCR < BROADDE > = 0

The settings BR0ADD<BR0K3 to BR0K0> are ignored. The baud rate generator divides the selected prescaler clock by N. which is set in BR0CK<BR0S3 to BR0S0>. (N = $1, 2, 3, \dots 16$)

(2) When BROCR < BROADDE > = 1

The N + (16 - K) / 16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16-K) / 16 using the value of N set in BR0CR<BR0S3 to BR0S0> (N = 2, 3 \cdots 15) and the value of K set in BR0ADD<BR0K3 to BR0K0> (K = 1, 2, 3 \cdots 15)

Note: At N = 1 or N = 16, the N + (16 - K) / 16 division function is disabled. Set BROCR<BROADDE> to "0".

• In I/O Interface Mode

The N + (16 - K) / 16 division function is not available in I/O Interface Mode. Set BROCR<BROADDE> to "0" before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

- In UART Mode Baud rate generator input clock frequency \div 16
- In I/O Interface Mode Baud Rate = $\frac{\text{Baud rate generator input clock frequency}}{\text{Frequency divider for baud rate generator}} \div 2$

• Integer divider (N divider)

If the source clock frequency (fc) is 19.6608 MHzfor example, the input clock is ϕ T2 (fc/16). the frequency divider N (BR0CR<BR0S3 to BR0S0>) = 8. and BR0CR<BR0ADDE> = 0, the baud rate in UART Mode is as follows:

Baud Rate =
$$\frac{\text{fc/16}}{8} \div 16$$

= $19.6608 \times 10^6 \div 16 \div 8 \div 16 = 9600 \text{ (bps)}$

Note: The N + (16-K) / 16 division function is disabled and setting BR0ADD<BR0K3 to BR0K0> is invalid.

• N+(16-K)/16 divider (UART Mode only)

Accordingly, when the source clock frequency (fc) = 15.9744 MHz, the input clock is ϕ T2 (fc/16), the frequency divider N (BR0CR<BR0S3 to BR0S0>) = 6. K (BR0ADD<BR0K3 to BR0K0>) = 8, and BR0CR <BR0ADDE> = 1, the baud rate in UART Mode is as follows:

Baud Rate =
$$\frac{\text{fc/16}}{6 + (16 - 8)/16} \div 16$$

= $15.9744 \times 10^6 \div 16 \div (6 + 8/16) \div 16 = 9600 \text{ (bps)}$

Table 3.9.3 and Table 3.9.4 show examples of UART Mode transfer rates.

Alternatively, the external clock can be used as the serial clock. The method for calculating the baud rate is explained below:

- In UART Mode
 Baud rate = external clock input frequency + 16
 (External clock input frequency) must be less than or equal to fc / 4
- In I/O Interface Mode
 Baud rate = external clock input frequency
 (External clock input frequency) must be less than or equal to 6 / fc

Table 3.9.3 Selection of UART Baud Rate(1)

(when baud rate generator is used and BR0CR <BR0ADDE> = 0)

Unit (kbps)

fc [MHz]	Input Clock Frequency Divider	φT0 (4/fc)	φT2 (16/fc)	φT8 (64/fc)	φT32 (256/fc)
18.432000	15	19.200	4.800	1.200	0.300
19.660800	8	38.400	9.600	2.400	0.600
1	16	19.200	4.800	1.200	0.300

Note: Transfer rates in I/O Interface Mode are eight times faster than the values given above.

Table 3.9.4 Selection of UART Baud Rate(2) (when timer 0 is used with input Clock φT1)

				Unit (kbps)
	fc	20	19.6608	16
TREG0		MHz	MHz	MHz
02H			76.8	62.5
04H			38.4	31.25
05H		31.25		
08H			19.2	
10H			9.6	

Method for calculating the transfer rate (when timer 0 is used):

Transfer rat =
$$\frac{\text{fc}}{\text{TREG0} \times 8 \times 16}$$
(when timer 0 (input clock ϕ T1) is used)

Note: The Timer 0 match-detect signal cannot be used as the transfer clock in I/O Interface Mode.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

In I/O Interface Mode

In SCLK Output Mode (i.e. when SCOCR<IOC> = 0) the basic clock is generated by dividing the output of the baud rate generator by 2. as described previously.

In SCLK Input Mode (i.e. when SCOCR<IOC> = 1) either the rising edge or falling edge. as determined by the setting of the SCOCR<SCLKS>, will be used to generate the basic clock.

• In UART Mode

The SCOMODO <SC1, SC0> setting determines whether the baud rate generator clock, the internal clock \$\phi\$1 (fc/2), the match detect signal from Timer 0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART Mode which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data: each data bit is sampled three times – on the 7th. 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

• In I/O Interface Mode

In SCLK Output Mode (i.e. when SCOCR<IOC> = 0) the RXD0 signal is sampled on the rising edge of the shift clock output on the SCLK0 pin.

In SCLK Input Mode (i.e. when SCOCR<IOC> = 1) the RXD0 signal is sampled on either the rising or falling edge of the SCLK0 input, as determined by the setting of SCOCR<SCLKS> setting.

In UART Mode

The receiving control block has a circuit which detects a start bit using the majority rule. Received bits are sampled three times: when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits which are received are also determined using the majority rule.

(6) The receiving buffers

To prevent Overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF): this causes an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU has finished reading the contents of receiving buffer 2 (SC0BUF), more data can be received and stored in receiving buffer 1.

However, if receiving buffer 2 (SC0BUF) has not been read completely before all the bits of the next data item are received by receiving buffer 1, an Overrun error will occur. If an Overrun error occurs, the contents of receiving buffer 1 will be lost; although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved, however

SCOCR<RB8> is used to store either the parity bit – added in 8-Bit UART Mode – or the most significant bit (MSB) – in 9-Bit UART Mode.

In 9-Bit UART Mode the wake-up function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART Mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.9.5 Generation of the transmission clock

(8) Transmission controller

• In I/O Interface Mode

In SCLK Output Mode (i.e. when SC0CR<IOC> = 0) the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising edge of the shift clock which is output on the SCLK0 pin.

In SCLK Input Mode with the setting SCOCR<IOC> = 1, the data in the transmission buffer is output one bit at a time to the TXDO pin on the rising or falling edge of the SCLKO input, according to the SCOCR<SCLKS> setting.

In UART Mode

When transmission data sent from the CPU is written to the transmission buffer. transmission starts on the rising edge of the next TXDCLK. generating a transmission shift clock TXDSFT.

Handshake function

Serial Channels 0 and 1 each have a $\overline{\text{CTS}}$ pin. Use of this pin allows data to be sent in units of one frame; thus. Overrun errors can be avoided. The handshake function can be enabled or disabled using the SC0MOD0 <CTSE> setting.

If the $\overline{\text{CTS0}}$ pin goes High on completion of transmission of the current data . transmission of the next data byte will not start until $\overline{\text{CTS0}}$ goes Low again. Irrespective of the level of $\overline{\text{CTS0}}$, however, the transmittiing microcontroller generates an INTTX0 interrupt, requesting its CPU to write the next data byte to the transmittion buffer.

Although there is no \overline{RTS} pin. a handshake function can easily be implemented by assigning any port to perform the \overline{RTS} function. The \overline{RTS} should be output High signal to a half to data transmision after data receiving has been completed in software in the RXD interrupt routine.





Figure 3.9.6 Handshake function



Note 1: If the CTS signal goes High during transmission, no more data will be sent after completion of the current transmission.

Figure 3.9.7 CTS (Clear to send) Timing

(9) Transmission Buffer

The transmission buffer (SCOBUF) shifts out and sends the transmission data written from the CPU, in order one bit at a time starting with the least significant bit (LSB) and finishing with the most significant bit (MSB). When all the bits have been shifted out, the empty transmission buffer generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the Serial Channel Control Register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-Bit UART Mode or 8-Bit UART Mode. The SCOCR<EVEN> field in the Serial Channel Control Register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-Bit UART Mode or in SC0MOD0<TB8> in 8-Bit UART Mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SCOBUF), and then compared with SCOBUF<RB7> in 7-Bit UART Mode or with SCOCR<RB8> in 8-Bit UART Mode. If the parity bit does not match, a Parity error is generated and the SCOCR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an Overrun error is generated.

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a Parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times close to the middle of the pulse. If two or three of the samples are 0.a Framing error is generated.

(12) Timing generation

① In UART Mode

Receiving

Mode	9-Bit (Note)	8-Bit + Parity (Note)	8-Bit, 7-Bit + Parity, 7-Bit
Interrupt timing	Close to middle of last bit (bit 8)	Close to middle of last bit (parity bit)	Close to middle of stop bit
Framing error timing	Close to middle of stop bit	Close to middle of stop bit	Close to middle of stop bit
Parity error timing	_	Close to middle of last bit (parity bit)	Close to middle of last bit (parity bit)
Overrun error timing	Close to middle of last bit (bit 8)	Close to middle of last bit (parity bit)	Close to middle of stop bit

Note: In 9-Bit Mode and 8-Bit + Parity Mode, interrupts coincide with the ninth bit pulse.

Thus, when servicing the interrupt, it is necessary to allow a 1-bit period to elapse (so that the stop bit can be transferred) in order to allow proper checking for Framing error.

Transmitting

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Interrupt timing	Just before stop bit is	Just before stop bit is	Just before stop bit is
	transmitted	transmitted	transmitted

② I/O interface

Transmission	SCLK Output Mode	Immediately after rise of last SCLK signal. (See figure 3.9.20.)				
Interrupt	<u>.</u>	(See ligure 3.9.20.)				
timing	SCLK Input Mode	Immediately after rise of last SCLK signal Rising Mode, or immediately after fall in Falling Mode. (See figure 3.9 21.)				
Receiving Interrupt	SCLK Output Mode	Timing used to transfer received dat to Receive Buffer 2 (SC0BUF) (i.e. immediately after last SCLK). (See figure 3.9 22.)				
timing	SCLK Input Mode	Timing used to transfer received data to Receive Buffer 2 (SC0BUF) (i.e. immediately after last SCLK). (See figure 3.9 23.)				

3.9.3 SFR




Figure 3.9.8 Serial Mode Control Register (channel 0, SC0MOD0)






Figure 3.9.9 Serial Mode Control Register (channel 1, SC1MOD0)

TOSHIBA




Note: Since any instruction which reads the register will automatically clear all three errors flags to 0, do not test the flag individually using a bit-testing instruction.

Figure 3.9.10 Serial Control Register (channel 0, SC0CR)



Note: Since any instruction which reads the register will automatically clear all three errors flags to 0, do not test the flag individually using a bit-testing instruction.


Figure 3.9.11 Serial Control Register (channel 1, SC1CR)



Note 1: When the +(16 - K)/16 division function is to be used set BR0CR <BR0ADDE> to "1" after first setting BR0ADD<BR0K3 to 0> to K (K = 1 to 15).


Note 2: The + (16 - K)/16 division function is possible to use in only UART mode. In I/O interface mode set BR0CR <BR0ADDE> to "0" and disable + (16 - K)/16 division function.

Figure 3.9.12 Baud rate generator control (channel 0, BR0CR, BR0ADD)



Note 1: When the + (16 - K) / 16 division function is to be used, set BR1CR <BR1ADDE> to "1" after first setting BR1ADD <BR1K3 to 0> to K (K = 1 to 15).

Note 2: The + (16 - K) / 16 division functions can only be use in only UART mode. In I/O interface mode set BR1CR <BR1ADDE> to "0" and disable + (16 - K) / 16 division. Figure 3.9.13 Baud rate generator control (channel 1, BR1CR, BR1ADD)




Note: SC0BUF must not be used any of the read-modify-write instructions.

Figure 3.9.14 Serial Transmission/Receiving Buffer Registers (channel 0, SC0BUF)

6 5 2 1 0 4 3 **12S0** FDPX0 SC0MOD1 Bit symbol (00C5H) Read/Writ R/W R/W After Reset IDLE2 duplex Function 0: Stop 0: half 1: Run 1: full

Figure 3.9.15 Serial Mode Control Register 1 (channel 0, SC0MOD1)



Note: SC1BUF must not be used any of the read-modify-write instructions.

Figure 3.9.16 Serial Transmission/Receiving Buffer Registers (channel 1, SC1BUF)

2 1 0 3 bit Symbol **I2S1** FDPX1 SC1MOD1 (00CDH) ŔΜ R/W Read/Writ After Reset 0 0 IDLE2 Duplex Function 0: Stop 0: half 1: Run 1: full

Figure 3.9.17 Serial Mode Control Register 1 (channel 1, SC1MOD1)

3.9.4 Operation for each mode

(1) Mode 0 (I/O Interface Mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode is further subdivided into the SCLK Output Mode for outputting the synchronous clock SCLK and SCLK Input Mode in which an external synchronous clock is input.




Figure 3.9.18 Example of Connection for use with SCLK Output Mode




Figure 3.9.19 Example of Connection for use with SCLK Input Mode

① Transmission

In SCLK Output Mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer.

When all the data has been output. INTESO <ITXOC> is set to 1. causing an INTTX0 interrupt to be generated.




Figure 3.9.20 Transmitting Operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK Input Mode. 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the Transmission Buffer by the CPU.

When all the data has been output, INTESO <ITXOC> is set to 1, causing an INTTXO interrupt to be generated.




Figure 3.9.21 Transmitting Operation in I/O Interface Mode (SCLK0 Input Mode)

② Receiving

In SCLK Output Mode the synchronous clock is output on the SCLKO pin and the data is shifted to receiving buffer 1. This is initiated when the Receive Interrupt flag INTESO<IRXOC> is cleared due to the received data being read. When 8-bit data is received, the data is transferred to receiving buffer 2 (SCOBUF) following the timing shown below and INTESO<IRXOC> is set to 1 again, causing an INTRXO interrupt to be generated.

Setting SC0MOD0<RXE> to 1 initiates SCLK0 output.




Figure 3.9.22 Receiving operation in I/O Interface Mode (SCLK0 Output Mode)

In SCLK Input Mode the data is shifted to Receiving Buffer 1 when the SCLK input goes active. The SCLK input goes active when the Receive Interrupt flag INTESO <IRXOC> is cleared due to the received data being read. When 8-bit data is received. the data is shifted to receiving buffer 2 (SCOBUF) following the timing shown below and INTESO <IRXOC> is set to 1 again, causing an INTRXO interrupt to be generated.




Figure 3.9.23 Receiving Operation in I/O interface Mode (SCLK0 Input Mode)

Note: The system must be put in the Receive Enable state (i.e. SC0MOD0<RXE> must be set to 1) before data can be received.

Transmission and receiving (Full Duplex Mode)

When Full Duplex Mode is used, set the Receive interrupt level to 0 and set enable the level of Transmission interrupt to any value from 1 to 6. Ensure that the program which transmits the interrupt reads the receiving buffer before settingthe value of the next item of transmission data.

The following is an example of this:

Example: Channel 0, SCLK output
Baud rate = 9600 bps
fc = 19.6608 MHz

Main rou	tine	•							
	7	6	5	4	3	2	1	0	
INTES0	х	0	0	1	Х	0	0	0	
PFCR	-	-	-	-	-	1	0	1	
PFFC	-	-	-	-	-	1	-	1	
SC0MOD0	0	0	1	0	0	0	0	0	
SC0MOD1	1	1	0	0	0	0	0	0	
SC0CR	0	0	0	0	0	0	0	0	
BR0CR	0	0	0	1	1	0	0	0	
SC0MOD0	0	0	1	0	0	0	0	0	

Set the INTTX0 level to 1.

Set the INTRX0 level to 0.

Set PF0, PF1 and PF2 to function as the TXD0, RXD0 and SCLK0 pins respectivel

Enable receiving and select I/O Interface Mode.

Select Full Duplex Mode.

Sclk_out, transmit on negative edge, receive on positive edg

Baud rate = 9600 bps

Enable receiving

Set the transmit data and start.

INTTX0 interrupt routine

SCOBUF

Read the receiving buffer. Set the next transmit data.

Note: X = Don't care; "-" = No change

(2) Mode 1 (7-bit UART Mode)

7-Bit UART Mode can be selected by setting SC0MOD0<SM1,SM0> to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the Serial Channel Control Register SCOCR<PE> bit: whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (enabled).

Setting example: When transmitting data of the following format, the control registers should be set as described below.



```
76543210
PFCR
                                       Set PF0 to function as the TXD0 pin.
PFFC
SCOMODO \leftarrow X 0 - X 0 1 0 1
                                         Select 7-Bit UART Mode.
SC0CR
          ← X 1 1 X X X 0 0
                                         Add even parity.
BROCR
          \leftarrow 0 0 1 0 1 0 0 0
                                         Set the transfer rate to 2400 bps.
INTES0
                                         Enable the INTTX0 interrupt and set it to Interrupt Level 4.
          ← X 1 0 0 ~
SC0BUF
                                         Set data for transmission.
```

Note: X = Don't care; "-" = No change

(3) Mode 2 (8-Bit UART Mode)

8-Bit UART Mode is selected by setting SC0MOD0<SM1.SM0> to 10.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of SCOCR<PE>: whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.



Transmission direction (transmission rate: 9600 bps at fc = 19.6608 MHz)

7 6 5 4 3 2 1 0 _ _ _ _ _ 0 _ Set PF1 to function as the RXD0 pin. PFCR Enable receiving in 8-Bit UART Mode. $\texttt{SCOMODO} \ \leftarrow \ - \ 0 \ 1 \ \texttt{X} \ 1 \ 0 \ 0 \ 1$ SC0CR ← X 0 1 X X X 0 0 Add odd parity. BROCR ← 0 0 0 1 1 0 0 0 Set the transfer rate to 9600 bps. Enable the INTTX0 interrupt and set it to Interrupt Level 4. INTES0 \leftarrow - - - X 1 0 0 Interrupt processing ← SC0CR AND 00011100

Check for errors.

Read the received data.

Note: X = Don't care; "-" = No change

≠ 0 then ERROR

← SC0BUF

(4) Mode 3 (9-Bit UART Mode)

Main settings

Acc

if Acc


Acc

9-Bit UART Mode is selected by setting SC0MOD0<SM1.SM0> to 11.

In this mode parity bit cannot be added. In the case of transmission the MSB (9th bit) is written to SCOMODO<TB8>. In the c a s e of receiving it is stor e d in SCOCR<RB8>. When the buffer is written and read, the MSB is read or written first. before the rest of the SCOBUF data.

Wake-up function

In 9-Bit UART Mode, the wake-up function for slave controllers is enabled by setting SCOMODO<WU> to 1. The interrupt INTRXO can only be generated when<RB8> = 1.



Note: The TXD pin of each slave controller must be in Open-Drain.


Figure 3.9.24 Serial Link using Wake-up function

Protocol

- © Select 9-Bit UART Mode on the master and slave controllers.
- ② Set the SCOMODO<WU> bit on each slave controller to 1 to enable data receiving.
- The master controller transmits data one frame at a time. Each frame includes an 8-bit select code which identifies a slave controller. The MSB (bit 8) of the data (<TB8>) is set to 1.




- Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its <WU> bit to 0.
- The master controller transmits data to the specified slave controller (the controller whose SC0MOD0<WU> bit has been cleared to 0). The MSB (bit 8) of the data (<TB8>) is cleared to 0.



The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSBs (bit 8 or <RB8>) are set to 0. disabling INTRX0 interrupts. The slave controller whose <WU> bit = 0 can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master controller has been completed.

Setting example: To link two slave controllers serially with the master controller using the internal clock $\phi 1$ as the transfer clock.



• Setting the master controller

Main routin

```
Set PF0 and PF1 to function as the TXD0 and RXD0 pins
PFCR
                             - - - 0 1
PFFC
                                                   respectively.
                ← - - - - - 1
                                                    Enable the INTTX0 interrupt and set it to Interrupt Level 4.
INTES0
               \leftarrow \ \texttt{X} \ \texttt{1} \ \texttt{0} \ \texttt{0} \ \texttt{X} \ \texttt{1} \ \texttt{0} \ \texttt{1}
                                                    Enable the INTRX0 interrupt and set it to Interrupt Level 5.
                                                    Set \phi 1 as the transmission clock for 9-Bit UART Mode.
SC0MOD0
               \leftarrow \ \ 1 \ \ 0 \ \ 1 \ \ 0 \ \ 1 \ \ 1 \ \ 0
                                                    Set the select code for slave controller 1.
SCOBUF
               \leftarrow \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1
INTTX0 interrupt
                                                    Set TB8 to 0.
SC0MOD0
                                                    Set data for transmission.
SCOBUF
```

· Setting the slave controller

Main routin

```
Acc ← SC0BUF

if Acc = select code

then SC0MOD0 ← - - - 0 - - - Clear < WU> to 0.
```

3.10 Serial Bus Interface (SBI)

The TMP92CW10 has a 2-channel serial bus interface which can operate in either Clocked-Synchronous 8-bit SIO Mode or FC Bus Mode. The channels are referred to as SBI0 and SBI1. Since each channel operates in the same way, only SBI0 is explained here.

The serial bus interface is connected to an external device via PN1 (SDA0) and PN2 (SCL0) in the I²C Bus Mode; and via PN0 (SCK0), PN1 (SO0) and PN2 (SI0) in the Clocked-Synchronous 8-bit SIO Mode.

To set the mode, the pins should be set as follows:

	ODE <oden1, oden1=""></oden1,>	PNCR <pn2c, pn0c="" pn1c,=""></pn2c,>	PNFC <pn2f, pn0f="" pn1f,=""></pn2f,>
I ² C Bus Mode	11	11X	11X
Clocked Synchronous	VV	011	V11
8-Bit SIO Mode	XX	010	X11

X: Don't care

3.10.1 Configuration




Figure 3.10.1 Serial Bus Interface 0 (SBI0)

3.10.2 Serial Bus Interface (SBI) Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial Bus Interface 0 Control Register 1 (SBI0CR1)
- Serial Bus Interface 0 Control Register 2 (SBI0CR2)
- Serial Bus Interface 0 Data Buffer Register (SBI0DBR)
- I²C bus 0 Address Register (I2C0AR)
- Serial Bus Interface 0 Status Register (SBI0SR)
- Serial Bus Interface 0 Baud rate Register 0 (SBI0BR0)
- Serial Bus Interface 0 Baud rate Register 1 (SBI0BR1)


The above registers differ depending on a mode to be used.

Please refer to Section 3.10.4, I 2 C bu s Mode Control and Section 3.10.7. Clocked-Synchronous 8-bit SIO Mode Control.


3.10.3 The Data Formats in the I²C Bus Mode

The following data formats are used in the $^2\mathrm{C}$ Bus Mode:


(a) Addressing format



(b) Addressing format (with restart)



(c) Free data format (data transferred from master device to slave device)



Note:

S: Start condition

R/W: Direction bit


ACK: Acknowledge bit

P: Stop condition

Figure 3.10.2 Data Format in the I²C Bus Mode

3.10.4 | ²C Bus Mode Control Register


The following registers are used to control and monitor the operation status when using the serial bus interface (SBI) in the I'C bus mode.



Note 1: Before switching to a clock-synchronous 8-bit SIO mode, set the <BC2 to 0> to "000".

Note 2: For the frequency of the SCL line clock, see 3.10.5 (3) Serial clock.

Figure 3.10.3 Registers for the I²C Bus Mode (SBI0CR1)



Serial Bus Interface 0 Control Register 2

Note1: The value in this register can be read out from register SBI0SR.

Note2: Having confir ed that the bus is free, switch the mode to Port Mode.

Before switching between I²C Bus Mode and Clocked-Synchronous 8-bit SIO Mode, first confirm that the input signals to the port are High.

Figure 3.10.4 Registers for the I²C Bus Mode (SBI0CR2)




Figure 3.10.5 Registers for the I²C Bus Mode (SBI0SR)





Figure 3.10.6 Registers for the I²C Bus Mode (SBI0BR0, SBI0BR1, SBI0DBR, I2C0AR)

			Se	eirial Bus Inte	erface 1	Conrol Regis	ter 1					
		7	6	5		4	3 2	!	1 0			
SBI1CR1 (0178H)	Bit symbol	BC2	BC1	BC0	A	СК	- sc	K2 S0	CK1 SWR	(O/ VION		
	Read/Write		w		R	/W		w	RΛ			
	After Reset	0	0	0		0	- 0		0 0			
Prohibit Read- modify-write	Function	Number of t (Note 1)	ransferred b			signal 0: No ger		wledge : ierate nerate		ion freque monitor	output oncy and soft	clock ware
						000	al clock selecti = 5 500 = 6 277.8 = 7 147.1 = 8 75.8 = 9 38.5 = 10 19.4 = 11 9.7 erved) (reserved) (reserved) set state monitoftware reset in oftware reset in	kHz kHz kHz kHz kHz 3 kHz ved) tor <swbm i progress ot in progress acknowledge lenerated for ac</swbm 	CPU clock: fc = 20 MHz (internal SCI fscI = fc 2" + ON> for read of the second	ecception signal		
					•	- Namber of				>=1		
						<bc2 0="" :=""></bc2>	Number of		Number of			
						\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	clock pulses	Bits	clock	Bits		
								 	pulses	 		
						000 001	8	8	9 2	8		
						010	2	2	3	2		
						011	3	3	4	3		
						100	4	4 5	5	4 5		
						101 110	5 6	6	7	6		
						111	7	7	8	7		

Note 1: Before switching to a clock-synchronous 8-bit SIO mode, set the <BC2 to 0> to "000" Note 2: For the frequency of the SCL line clock, see 3.10.5 (3) Serial clock.

Figure 3.10.7 Registers for the I²C Bus Mode (SBICR1)




Serial Bus Interface 1 Control Register 2

Note1: Reading this register function as SBI1SR register.

Note2: Having confirmed that the bus is free, switch the mode to Port Mode.

Before switching between I2C Bus Mode and Clock-Synchronous 8-bit SIO Mode, first confirm that the input signals to the port are High.

Figure 3.10.8 Registers for the I²C Bus Mode (SBI1CR2)



Note 1: Writing in this register functions as SBITCH2.

Figure 3.10.9 Registers for the I²C Bus Mode (SBI1SR)




Figure 3.10.10 Registers for the I²C Bus Mode (SBI1BR0, SBI1BR1, SBI1DBR, I2C1AR)

3.10.5 Control in I²C Bus Mode

(1) Specifying acknowledge mode

To operate the device in the acknowledge mode set the SBIOCR1<ACK> to "1". When operating in the master mode this device generates an additional clock pulse as an acknowledge signal; when operating in the slave mode it counts a clock pulse as an acknowledge signal. In the transmitter mode the SDAO pin is released during the clock pulse cycle so that it can receive the acknowledge signal from the receiver. In the receiver mode the SDAO pin is set to the low-level during the clock pulse cycle in order to generate the acknowledge signal.

To operate the device in non-acknowledge mode, clear the SBIOCR1<ACK> to "0". When operating in the master mode this device does not generate a clock pulse as an acknowledge signal; when operating in the slave mode it does not count a clock pulse as an acknowledge signal.

(2) Number of transfer bits

The SBIOCR1<BC2 to 0> setting determines the number of data bits to be transmitted or received.

Since the SBI0CR1<BC2 to 0> is cleared to "000" on start-up, a slave address and direction bit transmissions are executed in 8 bits. Other than these, the <BC2 to 0> retains a specified value.

(3) Serial clock

① Clock source

The SBIOCR1 <SCK2 to 0> is used to specify the maximum transfer frequency for output on the SCL0 pin in the master mode.




Figure 3.10.11 Clock Source

② Clock synchronization

In the I²C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to the low-level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

This device has a clock synchronization function which allows normal data transfer even when more than one master exists on the bus.

The following example explains the clock synchronization procedures used when there are two masters present on the bus.




Figure 3.10.12 Clock Synchronization

When Master A pulls the internal SCIO output to the low-level at point "a", the bus's SCLO line goes to the low-level. After detecting this. Master B resets a counter of high-level width of an own clock pulse and sets the internal SCIO output the low-level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the internal SCL0 output to the high-level. Since Master B is holding the bus 's SCL0 line the low-level, Master A waits for counting high-level width of an own clock pulse. After Master B has finished counting low-level width of an own clock pulse at point"c" and Master A detects the SCL0 line of the bus at the high-level, and starts counting high-level of an own clock pulse.

The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When this device is to be used as a slave device, set the slave address <SA6 to 0> and <ALS> in I2COAR. Clear the <ALS> to "0" for the address recognition mode.

(5) Master/slave selection

To operate this device as a master device set the SBIOCR2<MST> to "1". To operate it as a slave device clear the SBIOCR2<MST> to "0". The <MST> is cleared to "0" in hardware when a stop condition is detected on the bus or when arbitration is lost.

(6) Transmitter/receiver selection

To operate this device as a transmitter set the SBIOCR2<TRX> to "1". To operate it as a receiver clear the SBIOCR2<TRX> to "0". When data with an addressing format is transferred in the slave mode, when a slave address with the same value that an I2OAR or a GENERAL CALL is received (all 8-bit data are "0" after a start condition), the <TRX> is set to "1" in hardware if the direction bit (R/\overline{W}) sent from the master device is "1", and is cleared to "0" in hardware if the bit is "0". In the master mode, when an acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" in hardware if the value of the transmitted direction bit is "1", and is set to "1" in hardware if the value of the bit is "0". If an acknowledge signal is not returned, the current state is maintained.

The <TRX> is cleared to "0" in hardware when a stop condition is detected on the fC bus or when arbitration is lost.

(7) Start/Stop condition generation

When the SBIOSR<BB> = "0". 8-bit data set in SBIODBR is output on the bus after generating a start condition by writing"1111" to the SBIOCR2 <MST. TRX. BB, PIN>. It is necessary to set transmitted data to the data buffer register (SBI ODBR) and set "1" to the <ACK> beforehand.




Figure 3.10.13 Start Condition Generation and Slave Address Generation

When the SBIOSR<BB> = "1", the sequence for generating a stop condition can be initiated by writing "111" to the SBIOCR2<MST.TRX.PIN> and writing "0" to the SBIOCR2<BB>. Do not modify the contents of the SBIOCR2<MST. TRX, BB, PIN> until a stop condition has been generated on the bus.




Figure 3.10.14 Stop Condition Generation

The state of the bus can be ascertained by reading the contents of the SBIOSR<BB>. The SBIOSR<BB> will be set to "1" if a start condition has been detected on the bus .and will be cleared to "0" if a stop condition has been detected.

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request 0 by transfer of the slave address or the data (INTSBE0) is generated, the SBIOSR<PIN> is cleared to "0". The SCL0 line is pulled down to the low-level while the <PIN> = "0".

The <PIN> is cleared to "0" when a single word of data is transmitted or received. Either writing data to or reading data from SBIODBR sets the <PIN> to "1".

The time from the $\langle PIN \rangle$ being set to "1" until the release of the SCLO line is t_{Low} . In the address recognition mode (i.e. when $\langle ALS \rangle =$ "0"), the $\langle PIN \rangle$ is cleared to "0" when the slave address matches the value set in I2COAR or when a GENERAL CALL is received (all 8-bit data are "0" after a start condition). Although the SBIOCR2 $\langle PIN \rangle$ can be set to "1" by a program, writing "0" to the SBIOCR2 $\langle PIN \rangle$ does not clear it to "0".

(9) Serial bus interface operation mode selection

The SBIOCR2<SBIM1 to 0> is used to specify the serial bus interface operation mode. Set the SBIOCR2<SBIM1 to 0> to "10" when the device is to be used in FC Bus Mode. Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in fC Bus Mode. a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

Data on the SDA0 line is used for I²C bus arbitration.

The following example illustrates the bus arbitration procedure when there are two master devices on the bus. Master A and Master B output the same data until point "a". After Master A outputs "L" and Master B. "H", the SDA0 line of the bus is wire-AND and the SDA0 line is pulled down to the low level by Master A. When the SCL0 line of the bus is pulled up at point "b", the slave device reads the data on the SDA0 line, that is, data in Master A. Data transmitted from Master B becomes invalid. The Master B state is known as "ARBITRATION LOST". Master B device which loses arbitration releases the internal SDA0 output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.10.15 Arbitration Lost

This device compares the levels on the bus's SDAO line with those of the internal SDAO output on the rising edge of the SCIO line. If the levels do not match, arbitration is lost and the SBIOSR<AL> is set to "1".

When the <AL> is set to "1", the SBIOSR<MST.TRX> are cleared to "00" and the mode is switched to a slave receiver mode. This device generates the clock pulse until data is transmitted when the <AL> is "1".

The <AL> is cleared to "0" when data is written to or read from SBI0DBR or when data is written to SBI0CR2.




Figure 3.10.16 Example of a Master Device B (D7A = D7B, D6A = D6B)

(11) Slave address match detection monitor

The SBIOSR<AAS> is set to "1" in the slave mode, in the address recognition mode (i.e. when the I2COAR<ALS> = "0"), when a GENERAL CALL is received, or when a slave address matches the value set in I2COAR. When the I2COAR<ALS> = "1", the SBIOSR<AAS> is set to "1" after the first word of data has been received. The SBIOSR<AAS> is cleared to "0" when data is written to or read from the data buffer register SBIODBR.

(12) GENERAL CALL detection monitor

The SBIOSR<ADO> is set to "1" in the slave mode, when a GENERAL CALL is received (all 8-bit received data is "0", after a start condition). The SBIOSR<ADO> is cleared to "0" when a start condition or stop condition is detected on the bus.

(13) Last received bit monitor

The value on the SDA0 line detected on the rising edge of the SCL0 line is stored in the SBI0SR<LRB>. In the acknowledge mode, immediately after an INTSBE0 interrupt request has been generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

(14) Software Reset function

The software Reset function is used to initialize the SBI circuit, when SBI is rocked by external noises, etc.

An internal Reset signal pulse can be generated by setting SBIOCR2<SWRST1 to 0> to "10" and "01". This initializes the SBI circuit internally. All control registers and status registers are initialized as well.

The SBIOCR2<SWRST1 to 0> is automatically cleared to "00" after the SBI circuit has been initialized.

(15) Serial Bus Interface Data Buffer Register (SBIODBR)

The received data can be read andthe transferred data can be written y reading or writing the SBIODBR.

When the start condition has been generated in the master mode, the slave address and the direction bit are set in this register.

(16) I²C Bus Address Register (I2COAR)

I2C0AR<SA6 to 0> is used to set the slave address when this device functions as a slave device.

The slave address output from the master device is recognized by setting I2C0AR<ALS> is set to "0". The data format is the addressing format. When the slave address in not recognized at the <ALS> is set to "1", the data format is the free data format.

(17) Baud Rate Register (SBI0BR1)

Write "1" to the SBI0BR1<P4EN> before operation commences.

(18) Setting register for IDLE2 mode operation (SBIOBRO)

The setting of SBI0BR0<I2SBI0> determines whether the device is operating or is stopped in IDLE2 Mode. Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.

3.10.6 Data Transfer in I2C Bus Mode

(1) Device Initialization

Set the SBI0BR1<P4EN> and the SBI0CR1<ACK.SCK2 to 0>. Set the SBI0BR1<P4EN> to "1" and clear bits 7 to 5 and 3 of the SBI0CR1 to "0".

Set a slave address in 12C0AR<SA6 to 0> and the 12C0AR<ALS> (<ALS> = "0" when an addressing format.)

For specifying the default setting to a slave receiver mode, clear "000" to the <MST. TRX. BB>. set "1" to the <PIN>. set "10" to the <SBIM1 to 0> and set "00" to the <SWRST1 to 0>.

(2) Start Condition Generation and Slave Address Generation

① Master mode

In the master mode the start condition and the slave address are generated as follows. Check a bus free status (when <BB>="0").

Set the SBIOCR1<ACK> to "1" (acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBIODBR.

When the <BB> is "0". the start condition is generated by writing "1111" to the SBIOCR2<MST.TRX.BB.PIN>. Subsequently to the start condition, nine clocks are output from the SCLO pin. While eight clocks are output, the slave address and the direction bit which are set to the SBIODBR. At the 9th clock pulse the SDAO line is released and the acknowledge signal is received from the slave device.

An INTSBE0 interrupt request occurs on the falling edge of the ninth clock pulse. The <PIN> is cleared to "0". In the master mode the SCLO pin is pulled down to the low-level while the <PIN> is "0". When an INTSBE0 interrupt request occurs, the value of <TRX> is changed according to the direction bit setting only if the slave device returns an acknowledge signal.

② Slave mode

In the slave mode the start condition and the slave address are received.

After the start condition has been received from the master device, while eight clocks are output from the SCLO pin, the slave address and the direction bit which are output from the master device are received.

When a GENERAL CALL or an address matching the slave address set in I2OOAR is received, the SDAO line is pulled down to the low level at the 9th clock pulse and an acknowledge signal is output.

An INTSBE0 interrupt request occurs on the falling edge of the ninth clock pulse. The <PIN> is cleared to "0". In the slave mode the SCLO line is pulled down to the low-level while the <PIN> = "0". When an interrupt request occurs, the value of <TRX> is changed according to the direction bit setting only if the slave device returns an acknowledge signal.




Figure 3.10.17 Start Condition Generation and Slave Address Transfer

(3) 1-word Data Transfer

Check the <MST> setting using an INTSBE0 interrupt process after the transfer of each word of data is completed and determine whether the device is in the master mode or the slave mode.

① When the <MST> is "1" (Master mode)

Check the <TRX> setting and determine whether the device is in the transmitter mode or the receiver mode.

When the <TRX> is "1" (Transmitter mode)

Check the $\langle LRB \rangle$ setting. When the $\langle LRB \rangle = 1$ °, there is no receiver requesting data. Implement the process for generating a stop condition (see Section 3.10.6 (4)) and terminate data transfer.

When the <LRB> = "0", the receiver is requesting new data. When the next transmitted data is 8 bits, write the transmitted data to the SBI0DBR. When the next transmitted data is other than 8 bits, set the <BC2 to 0>, set the <ACK> to "1" and write the transmitted data to the SBI0DBR. After the data has been written, the <PIN> is set to "1", a serial clock pulse is generated to trigger transfer of the next word of data via the SCL 0 pin, and the word is transmitted. After the data has been transmitted, an INTSBE0 interrupt request is generated. The <PIN> is set to "0" and the SCL0 line is pulled down to the low-level. If the length of the data to be transferred is greater than one word, repeat the latter steps of the procedure, starting from the check of the <LRB> setting.




Figure 3.10.18 Example in which <BC2 to 0> = "000" and <ACK> = "1" in Transmitter Mode

When the <TRX> is "0" (Receiver mode)

When the next transmitted data is 8 bits, write the transmitted datathe SBIODBR. When the next transmitted data is other than 8 bits, setthe <BC2 to 0> again. Set the <ACK> to "1" and read the received data from the SBIODBR so as to release the SCLO line (the value of data which is read immediately after a slave address is sent is undefined). After the data has been read, the <PIN> is set to "1". This device outputs a serial clock pulse on SCLO line to transfer new 1-word of data and set the SDAO pin to "0", when the acknowledge signal is set to the low-level at the final bit.

An INTSBE0 interrupt request is generated and the <PIN> is set to "0". Then this device pulls down the SCL0 pin to the low-level. This device outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from SBI0DBR.




Figure 3.10.19 Example of when <BC2 to 0> = "000". <ACK> = "1" in Receiver Mode

In order to terminate the transmission of data to a transmitter, clear the <ACK> to "0" before reading data which is 1-word before the last data to be received. The last data does not generate a clock pulse for the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set the <BC2 to 0> to "001" and read the data. This device generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA0 line on a bus keeps the high-level. The transmitter receives the high-level signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and an interrupt request has occurred, this device generates a stop condition (see Section 3.10.6 (4)) and terminates data transfer. Because of a stop condition generation, an INTSBS0 interrupt request occurs.




Figure 3.10.20 Termination of Data Transfer in Master Receiver Mode

② When the <MST> is "0" (Slave mode)

In the slave mode, an INTSBE0 interrupt request occurs when this device receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete, or after matching a received slave address. In the master mode, this device operates in a slave mode if it is losing arbitration. An INTSBE0 interrupt request occurs when word data transfer terminates a filesing arbitration. When an INTSBE0 interrupt request occurs, the <PIN> is cleared to "0", and the SCL0 pin is pulled down to the low-level. Either reading data to or writing data from the SBI0DBR, or setting the <PIN> to "1" releases the SCL0 pin after taking $t_{\rm Low}$ time.

In the slave mode, this device operates either in normal slave mode or in slave mode after losing arbitration.

Check the SBIOSR<AL>. <TRX>. <AAS> and <ADO> and implements processes according to conditions listed in the next table.

Table 3.10.1 Operation in the Slave Mode

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process		
1	1	1	0	This device loses arbitration when transmitting a slave address and receives a slave address of which the value of the direction bit sent from another master is "1".	Set the number of bits in 1-word to the <bc2 0="" to=""> and write the transmitted data to the SBIODBR.</bc2>		
	0	1	0	In the salve receiver Mode, this device receives a slave address of which the value of the direction bit sent from the master is "1".			
		0	0	In the salve transmitter mode, 1-word data is transmitted.	Check the <lrb>. If the <lrb> is set to "1", set the <pin> to "1" since the receiver does not request the next data. Then, clear the <trx> t "0" to release the bus. If the <lrb> is cleared to "0", set the number of bits in a word to the <bc2 0="" to=""> and write transmitted data to the SBIODBR since the receiver requests next data.</bc2></lrb></trx></pin></lrb></lrb>		
0	1	1	1/0	This device loses arbitration when transmitting a slave address and receives a GENERAL CALL or slave address of which the value of the direction bit sent from another master is "0".	Read the SBI0DBR for setting the <pin> to "1" (reading dummy data) or set the <pin> to "1".</pin></pin>		
		0	0	This device loses arbitration when transmitting a slave address or data and terminates transferring word data.			
	0	1	1/0	In the slave receiver mode, this device receives a GENERAL CALL or slave address of which the value of the direction bit sent from the master is "0".			
		0	1/0	In the slave receiver mode, the device terminates receiving 1-word data.	Set the number of bits in a word to th <bc2 0="" to=""> and read received data from the SBI0DBR.</bc2>		

(4) Stop condition generation

When the SBIOSR<BB> is "1", the sequence of generating a stop condition is started by setting "111" to the SBIOCR2<MST,TRX,PIN> and "0" to the SBIOCR2<BB>. Do not modify the contents of the SBIOCR2<MST,TRX,PIN.BB> until a stop condition is generated on a bus. When a SCLO line of bus is pulled down by other device, this device generates a stop condition after they release a SCLO line and the SDAO becomes "1". An INTSBSO interrupt request occurs at the timing of the SBIOSR<BB> becomes "0".




Figure 3.10.21 Stop Condition Generation

(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when this device is in the master mode.

Clear the SBIOCR2<MST,TRX.BB> to "000" and set the SBIOCR2<PIN> to "1" to release the bus. The SDA0 line remains the high-level and the SCL0 pin is released. Since a stop condition is not generated on the bus, other devices assume the bus to be in a busy state. Check the SBIOSR<BB> until it becomes "0" to check that the SCL0 pin of this device is released. Check the <LRB> until it becomes 1 to check that the SOIline on a bus is not pulled down to the low-level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure described in 3.10.6 (2).

In order to meet set-up time when restarting, take at least #4s7of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.





Figure 3.10.22 Timing Diagram when Restarting

3.10.7 Clocked Synchronous 8-Bit SIO Mode control

The following registers are used to control and monitor the operation status when the serial bus interface (SBI) is being operated in clocked synchronous 8-bit SIO mode.



Note: Set the tranfer mode and the serial clock after setting <SIOS> to "0" and <SIOINH> to "1".





Figure 3.10.23 Register for the SIO Mode



Note: Set the SBI0CR1<BC2 to 0> "00" before switching to a clocked-synchronous 8-bit SIO mode.





Figure 3.10.24 Registers for the SIO Mode








Figure 3.10.25 Registers for the SIO Mode



Note: Set the tranfer mode and the serial clock after setting <SIOS> to "0" and <SIOINH> to "1".

Serial Bus interface 1 Data Buffer Register										
SBI1DBR		7	6	5	4	3	2	1	0	
(0179H) Prohibit	Bit symbol	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0	
Read- modify-write	Read/Writ	R (receiver) / W (transfer)								
mouny-write	After Reset	Undefined								

Figure 3.10.26 Register for the SIO Mode



Note: Set the SBI1CR1<BC2 to 0> "00" before switching to a clocked-synchronous 8-bit SIO mode.




Figure 3.10.27 Registers for the SIO Mode




Figure 3.10.28 Registers for the SIO Mode

0 Stop 1 Operate

- (1) Serial Clock
- ① Clock source

SBIOCR1<SCK2 to 0> is used to select the following functions:

Internal Clock

In an internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the SCKO pin. The SCKO pin becomes a high-level when data transfer starts. When the device is writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic wait function is executed to stop the serial clock automatically and holds the next shift operation until reading or writing is complete.




Figure 3.10.29 Automatic-wait Function

External clock (<SCK2 to 0> ="111")

An external clock input via the SCKO pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is $1.25 \, \text{MHz}$ (when fc = $20 \, \text{MHz}$).




Figure 3.10.30 Maximum Data Transfer Frequency when External Clock Input

② Shift edge

Data is transmitted on the leading edge of the clock and received on the trailing edge.

Leading edge shift

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCKO pin input/output).

Trailing edge shift

Data is shifted on the trailing edge of the serial clock (on the rising edge of the SCKO pin input/output).




Figure 3.10.31 Shift Edge

(2) Transfer Modes

The SBIOCR1<SIOM1 to 0> is used to select a transmit, receive or transmit/receive mode.

© 8-bit transmit mode

Set a control register to a transmit mode and write transmission data to the SBI0DBR. After the transmit data has been written, set the SBI0CR1<SIOS> to "1" to start data transfer. The transmitted data is transferred from the SBI0DBR to the shift register and output, starting with the least significant bit (LSB), via the SØ pin and synchronized with the serial clock. When the transmission data has been transferred to the shift register, the SBI0DBR becomes empty. The INTSBEO (buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and the automatic wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmission data is written, the automatic wait function is canceled.

When the external clock is used, data should be written to the SBIODBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIODBR by the interrupt service program.

When the transmit is started, after the SBI OSR<SIOF> goes "1" output from the SOO pin holds final bit of the last data until falling edge of the SCKO.

Data transmission ends when the <SIOS> is cleared to "0" by the INTSBE0 interrupt service program or whenthe <SIOINH> is set to "1". When the <SIOS> is cleared to "0", the transmitted mode ends when all data is output. In order to confirm whether data is being transmitted properly by the program, the <SIOF> (bit 3 of the SBIOSR) to be sensed. The SBIOSR<SIOF> is cleared to "0" when transmission has been completed. When the <SIOINH> is set to "1", transmitting datat stops. The <SIOF> turns "0".

When the external clock is used, it is also necessary to clear the <SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.




Figure 3.10.32 Transfer Mode

Example: Program to stop data transmission (when an external clock is used)

STEST1: BIT SEF. (SBIOSR) : If < SEF > = 1 then loop NZ. STEST1

STEST2: BIT 0. (PN) : If SCK0 = 0 then loop

JR Z. STEST2

LD (SBI0CR1), 00000111B : $\langle SIOS \rangle \leftarrow 0$




Figure 3.10.33 Transmitted Data Hold Time at End of Transmission

② 8-bit receive mode

Set the control register to receive mode and setthe SBIOCR1<SIOS> to "1" for switching to receive mode. Data is received into the shift register via the SD pin and synchronized with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIODBR. The INTSBEO (buffer full) interrupt request is generated to request that the received data be read. The data is then read from the SBIODBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data is read from the SBIODBR.

When the external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from the SBIODBR before the next serial clock pulse is input. If the received data is not read, further data to be received is canceled. The maximum transfer speed when an external clock is used is determined by the delay between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when the <SIOS> is cleared to "0" by the INTSBE0 interrupt service program or when the <SIOINH> is set to "1". If <SIOS> is cleared to "0", received data is transferred to the SBI0DBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm whether data is being received properly by the program.the SBI0SR<SIOF> to be sensed. The <SIOF> is cleared to "0" when receiving is complete. When it is confirmed that receiving has been completed, the last data is read. Whenthe <SIOINH> is set to "1". data receiving stops. The <SIOF> is cleared to "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is changed, the contents of the SBIODBR will be lost. If the mode must be changed, conclude data receiving by clearing the <SIOS> to "0", read the last data, then change the mode.




Figure 3.10.34 Receiver Mode (example: Internal clock)

3 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to the SBIODBR. After the data is written, set the SBIOCR<SIOS> to "1" to start transmitting/receiving. When data is transmitted, the data is output from the SOO pin. starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SIO pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the shift register to the SBIODBR and the INTSBEO interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data which is to be transmitted. The SBIODBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read

When the internal clock is used. the automatic wait function will be in effect until the received data is read and the next data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, the received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When the transmit is started, after the SBI 0SR<SIOF> goes "1" output from the SO0 pin holds final bit of the last data until falling edge of the SCKO.

Transmitting/receiving data ends when the <SIOS> is cleared to "0" by the INTSBE0 interrupt service program or whenthe SBIOCR1<SIOINH> is set to "1". When the <SIOS> is cleared to "0", received data is transferred to the SBIODBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm whether data is being transmitted/received properly by the program, set the SBIOSR to be sensed. The <SIOF> is set to "0" when transmitting/receiving is completed. Whenthe <SIOINH> is set to "1", data transmitting/receiving stops. The <SIOF> is then cleared to "0".

Note: When the transfer mode is changed, the contents of the SBIODBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing he <SIOS> to "0", read the last data, then change the transfer mode.




Figure 3.10.35 Transmit/Received Mode (Example: Internal clock)




Figure 3.10.36 Transmitted Data Hold Time at End of Transmit/Receive

3.11 Serial Expansion Interface (SEI)

3.11.1 Overview

The SEI is one of the serial interfaces built in the TMP92CW10, which can be connected to peripheral devices, by full duplex synchronous communication protocol. The TMP92CW10 incorporates 2 channels of this SEI (SEI0 and SEI1). Also the SEI can support the micro DMA mode correspond to the micro DMA transfer. The SEI0 and SEI1 have identical function.

(1) Features

- The shift clock is output by the master for only a data transfer period
- The clock polarity and phase are programmabl
- The data is 8 bits long
- The MSB first or LSB first can be selected
- Micro DMA mode support for micro DMA transfers
- Transfer rate: 8Mbps, 4Mbps, 2Mbps or 500kbps (when operating at fc = 20MHz)
- Error detection function
 - ① Write collision detection: when write to the shift register during the data transfer
 - ② Overflow detection: when receive the new data with the transfer end flag is set (only slave)
 - 3 Mode fault detection: when two or more SEI devices are set as the master simultaneously (only master)




Figure 3.11.1(1) SEI Block Diagram

Table 3.11.1() Pin Function of SEI Channels

	. , , , , , , , , , , , , , , , , , , ,					
	SEI0	SEI1				
	SS0 (PM0)	SS1 (PM4)				
	MOSIO (PM1	MOSI1 (PM5				
I	MISO0 (PM2	MISO1 (PM6				
	SECLK0 (PM3)	SECLK1 (PM7)				

3.11.2 SEI operation

During a SEI transfer, data is simultaneously transmitted (shifted out serially) and received serially (shifted in serially). A serial clock line synchronizes shifting and sampling of the information on the two serial data lines. A slave select line allows individual selection of a slave SEI device; slave devices that are not selected do not interfere with SEI bus activities. On master SEI device, the slave select line can optionally be used to indicate a multiple-master bus connection.

(1) SEI clock phase and polarity controls

Software can select any four combinations of serial clock phase and polarity using two bits in the SEI contro register (SECR). The clock polarity is specified by the <CPOL> control bit, which selects an active high o active low clock and has no significant effects on the transfer format. The clock phase <CPHA> control bit selects one of two fundamentally different transfer formats. The clock phase and polarity should be identical for the master SEI device and the communicating slave device. In some cases, the phase and polarity ar changed between transfers to allow a master device to communicate with peripheral slaves having different requirements.

(2) SEI data and clock timing

The adjustable data clock timings of the SEI module can connect almost any synchronous serial peripheral device. Please see "3.11.4 SEI transfer format" for a detailed description of the transfer format.

3.11.3 SEI signal lines

There are four input/output pin signals associated with the SEI transfer. Every signal depends on the mod (master/slave) of the SEI device.

(1) SECLK

The SECLK pin functions as an output pin when the SEI is set for master and functions as an input pin when the SEI is set for slave.

When the SEI is set for master, the SECLK signal is supplied by the internal SEI clock generation circuit. When the master starts transferring data, eight clock cycles are automatically generated at the SECLK pin.

When the SEI is set for slave, the SECLK pin functions as an input pin, in which case the SECLK signal from the master synchronizes data transfers between the master and slave. The slave device ignores the SECL signal unless the slave select SS pin is low.

In both master and slave SEI devices, data is shifted in or out at each rising or falling edge of the SECLK signal and is sampled at the opposite edge where the data is stable. Edge polarity is determined by the SEI transfer protocol.

(2) MISO/MOSI

The MISO and MOSI pins are used for transmitting and receiving serial data.

When the SEI is configured as a master, MISO is the data input line and MOSI is the data output line.

When the SEI is configured as a slave, these pins reverse roles.

In a multiple-master system, all SECLK pins are tied together, all MOSI pins are tied together and all MISO pins are tied together. A single SEI device is configured as a master, all other SEI devices on the SEI bus are configured as slaves. The single master drives data out it's SECLK and MOSI pins to the SECLK and MOSI pins of the slaves. One selected slave device optionally drives data out it's MISO pin to the MISO master pin. The SECLK,MISO and MOSI pins can be set to function as open-drain pins. The port M open drain enable register PMODE are used for this setting

(3) SS

The SS pin behaves differently on master and slave devices.

On a slave device, this pin is used to enable the SEI slave for a transfer. If the SS pin of a slave is inactiv (high), the device ignores SECLK clocks and keeps the MISO output pin in the high-impedance state.

On a master device, the \overline{SS} pin serves as an error-detection input for the SEI. If the \overline{S} pins goes low while th SEI is a master, it indicates that some other device on the SEI bus is attempting to be master. This attempt causes the master device sensing the error to immediately exit the SEI bus to avoid potentially damaging driver contentions. This detection is called mode fault.

For the TMP94FD53, the SECR0/1 register's bit <MODE> is used to enable or disable mode fault detection. When the <MODE> bit = 0, the \overline{SS} pin is enabled for mode fault detection input. When the <MODE> bit = 1, the \overline{SS} pin is disabled from mode fault detection input.

3.11.4 SEI transfer format

The transfer format depends on the setting of the <CPHA> bit and <CPOL> bit in the SECR register. <CPHA> bit switches between two fundamentally different transfer protocols.

(1) Transfer Format of <CPHA>=0

Figure 3.11.4(1) shows the transfer format for a <CPHA>=0 transfer.




Figure 3.11.4(1) Transfer Format of <CPHA>=0

In this transfer format, the first bit is sampled in on the first clock edge. This will be on a rising edge when <CPOL>=0 and on a falling edge when <CPOL>=1. With <CPOL>=0 the shift clock will idle low, wit <CPOL>=1 it will idle high.

In master mode, when a transfer is initiated by writing new data to the SEDR register the new data is placed on the MOSI pin for half a clock cycle before the shift clock starts to operate. The <BOS> bit in the SECR registe determines whether the data will be shifted out in a MSB or LSB order. After the last shift cycle, the <SEF> flag (in the compatibility mode) or the <TSRC> flag and <TSTC> flags (in the micro DMA mode) will be asserted. In slave mode the SEDR register is not allowed to be written, if the \overline{SS} signal is low. A write attempt in this stat will result in a write collision and the <WCOL> bit will be asserted in the SESR register. Therefore even if th transfer has been completed and the <SEF> flag or <TSRC> flag bit has been asserted, software has to wait until the \overline{SS} signal goes high again before writing a new data to SEDR register. To allow the usage of a micr DMA to transfer data to the SEDR register in the slave mode the <TSTC> flag is delayed until \overline{SS} goes high.

(2) Transfer format of <CPHA>=1

Figure 3.11.4(2) shows the transfer format for a <CPHA>=1 transfer.




Figure 3.11.4(2) Transfer Format of <CPHA>=1

In this transfer format, the first bit is sampled in on the second clock edge. This will be on a falling edge when <CPOL>=0 and on a rising edge when <CPOL>=1. If <CPOL>=0, the shift clock is a rising edge, wit <CPOL>=1 it is a falling edge.

In master mode, when a transfer is initiated by writing new data to the SEDR register, the data is placed on th MOSI pin with the first edge of the shift clock. Again, the first bit to be transferred will be determined by th <BOS> bit in the SECR register.

Unlike in the <CPHA>=0 format, SEDR register is allowed to be written in slave mode even if the SS signal is low.

In both, master and slave mode, the <SEF> flag (in Compatibility mode) or the <TSRC> flag and <TSTC> flag (in micro DMA mode) will be asserted simultaneously after the completion of the last shift cycle. An attempt t write the SEDR register while the data shifting is still in progress will result in a write collision.

3.11.5 Functional description

Figure 3.11.5(1) shows master-to-slave connection via the SEI.

The different nodes on a SEI bus function like a distributed shift register. When data is sent from the MOSI pin of the master device to the corresponding pin of the slave device, data from the slave is sent back from the MISO pin of the slave device to the corresponding pin of the master device.

This means that data is communicated in full-duplex mode and data output and data input are synchronized by the same clock signal. After a transfer, the transmitted bytes have been replaced with the received bytes.




Figure 3.11.5(1) Connection between Master and Slave in SEI

Figure 3.11.5(2) shows a configuration of the SEI system.

Port M, the SEI output, can be set for open-drain output. Therefore, this port can be connected to multiple devices.




Figure 3.11.5(2) Configuration of SEI System (Comprised of One Master and Two Slaves)

3.11.6 Operation Modes

SEI allows the programmer the choice between 2 different operation modes, the compatibility mode and th micro DMA mode. Those operation modes differ in terms of flag clearing, interrupt generation and transfer initiation. The table below shows the differences between the two operation modes.

Table 3.11.6() Differences between the Two Operation Mode

	compatibility mode	micro DMA mod
error flag clearing	Reading a register with the Status flag set, followed by an another register access	Writing a "1" to the status register
transfer status flag clearing	Reading a register with the Status flag set, followed by an access to the data register	Writing a "1" to the status register or by reading or writing the data register
interrupt generation	INTSEM: <modf> INTSEE: <sef></sef></modf>	INTSEM: <modf> INTSEE: <wcol <sovf="" or=""> INTSER: <tsrc> INTSET: <tstc></tstc></tsrc></wcol></modf>
micro DMA usag	no	yes

SEI can be switched between these operation modes, if SEI is disabled ($\langle SEE \rangle = 0$) by setting th $\langle TMSE \rangle$ bit in the SESR register.

3.11.7 SEI registers

The SEI control register SECR, SEI status register SESR and SEI data register SEDR are used to configur and operate the SEI system

Note: When accessing the SEI registers, at least 4 states must be inserted between SEI register write and SEI register read. Please remember this when programming.

Example:

LD (SEDR), data1 : write SEDR

NOP : or another instructions which does not access the SEI registers

NOP :

LD A ,(SESR) : read SESR
LD (SESR), data2 : write SESR

NOP : or another instructions which does not access the SEI registers

(1) SEI control register (SECR0, SECR1)

SEI0 Control Register

SECR0 (0060H)

Read modify-writ instructions prohibited.

_									
		7	6	5	4	3	2	1	0
Г	bit Symbol	MODE	SEE	BOS	MSTR	CPOL	CPHA	SER1	SER0
Ī	Read/Writ	W				R/W			
Г	After reset	0	0	0	0	0	1	0	0
		Mod fault detection 0:enabled 1:disabled	operation 0:stopped	,		Clock polarity selection see figur 3.11.4 (1),(2)	Clock Phase selection see figur 3.11.4 (1),(2)	SEI transfe selection 00: divide- 01: divide- 10: divide- 11: divide-	by- 2 by- 4 by- 8

SEI1 Control Register

SECR1 (0064H)

Read modify-writ instructions prohibited.

	7	6	5	4	3	2	1	0	
bit Symbol	MODE	SEE	BOS	MSTR	CPOL	CPHA	SER1	SER0	
Read/Writ	W		R/W						
After reset	0	0	0	0	0	1	0	0	
	Mod fault Detection 0:enabled 1:disabled	operation 0:stopped	selection	•	Clock polarity selection see figur 3.11.4 (1),(2)	Clock Phase selection see figur 3.11.4 (1),(2)	SEI transfe selection 00: divide- 01: divide- 10: divide- 11: divide-	by- 2 by- 4 by- 8	

<MODE>: Mode fault detection enabl

0: Mode fault detection enabled.

1: Mode fault detection disabled.

<SEE>: SEI system enabl

0:SEI system is off. It is necessary to disable the SEI system to switch between the micro DMA mode and the compatibility mode. Wait until the transfer in progress is completed before you clear the <SEE> bit to stop the SEI operation. Please carry out after disabling the SEI system, when going into the STO or IDLE1 mode by HALT instruction.

1:SEI system is on. Before using the SEI system, make sure that the port M control register PMCR an function register PMFC are set for the SEI function.

<BOS>: Bit order select

The bit order selection bit <BOS> selects whether the data to be transferred is MSB first or LSB first.

0:The MSB bit of the SEDR register (bit 7) will be transmitted first.

1:The LSB bit of the SEDR register (bit 0) will be transmitted first.

<MSTR>: Master/Slave mode select

0:SEI is configured as slave.

1:SEI is configured as master.

The function of the <TASM> bit in the SESR register depends on the setting of this bit.

<CPOL>: Clock polarity select

0:Active high clock selected. SECLK idles low.

1:Active low clock selected. SECLK idles high.

<CPHA>: Clock phase select

<PHA> bit selects one of two, fundamentally different transfer format.

<SER1:0>: SEI bit rate select

The following table shows the relationship between the <SER1> and <SER0> control bits and the bit rat for transfers when the TSEI is operating as a master. When the TSEI is operating as a slave, the serial clock is input from the master, therefore, the <SER1> and <SER0> control bits have no meaning.

<ser1></ser1>	<ser0></ser0>	Divide-by-rate of internal SEI clock	Transfer rat (@ fc = 20 MHz)
0	0	2	8 Mbps
0	1	4	4 Mbps
1	0	8	2 Mbps
1	1	32	500 Kbps

(2) SEI status register (SESR0, SESR1)

SEI0 Status Register

SESR0
(0061H)
(000,

		7	6	5	4	3	2	1	0
SESR0	bit Symbol	SEF	WCOL	SOVF	MODF				TMSE
(0061H)	Read/Writ		F	₹					R/W
	After reset	0	0	0	0				0
compati-	Function	SEI	Write	Overflow	Mod				SEI mod
bility mode		transfer	collisio	flag	fault fla				select
		complete	flag	(slave)	(master)			:	0:compati-
		1	1:write		1:fault			•	bility mode
		1:transfer	collided	occurred	occurred			:	1:micro
		completed							DMA mod

SEI0 Status Register

		/	6	5	4	3	2	1	. 0
SESR0	bit Symbol		WCOL	SOVF	MODF	TSRC	TSTC	TASM	TMSE
(0061H)	Read/Writ				R			R/	W
	After reset		0	0	0	0	0	0	0
micro DMA	Function		Write	Overflow	Mod	SEI	SEI	SEI	SEI mod
mod			collisio	flag	fault fla	receive		automated	select
			flag	(slave)	(master)	complete	complete	shift mode	
Read			1:write	1:overflow	1:fault	flag	flag	(master)	bility mode
modify-writ			collided	occurred	occurred	1:receive	1:transmit		1:micro
instructions						completed	completed	mask	DMA mod
prohibited.								(slave)	

Read modify-writ instructions prohibited.

SEI1 Status Register

SESR1 (0065H)

compatibility mode

	7	6	5	4	3	2	1	0
bit Symbol	SEF	WCOL	SOVF	MODF				TMSE
Read/Writ		F	₹					R/W
After reset	0	0	0	0	·		-	0
Function	SEI transfer complete flag 1:transfer completed	Write collisio flag 1:write collided	Overflow flag (slave) 1:overflow occurred	Mod fault fla (master) 1:fault occurred				SEI mod select 0:compati- bility mode 1:micro DMA mod

SEI1 Status Register

SESR1 (0065H)

micro DMA mod

Read modify-writ instructions prohibited.

I		7	6	5	4	3	2	1	0
ı	bit Symbol		WCOL	SOVF	MODF	TSRC	TSTC	TASM	TMSE
ı	Read/Writ				R			R	W
ı	After reset		0	0	0	0	0	0	0
Δ.	Function		Write collisio flag 1:write collided	Overflow flag (slave) 1:overflow occurred	Mod fault fla (master) 1:fault occurred	SEI receive complete flag 1:receive completed	SEI transmit complete flag 1:transmit completed	interrupt	SEI mod select 0:compati- bility mode 1:micro DMA mod

<SEF>: Transfer complete flag

Compatibility mode:

The <SEF> flag is automatically set to one at the end of a SEI transfer. The <SEF> flag is automatically cleared by reading the SESR register with <SEF> flag set, followed by an access of the SEDR register.

Micro DMA mode:

Always reads as undefined, writes to this flag have no effect.

<WCOL>: Write collision error flag

Compatibility mode:

The <WCOL> flag is automatically asserted, if the SEDR register is written while a transfer is in progress. The write itself has no effect on the running transmission. The <WCOL> flag is automatically cleared by reading the SESR register with <WCOL> bit set followed by an access to the SEDR register. No interrupt will be generated on the assertion of this flag.

Micro DMA mode:

The <WCOL> flag is automatically asserted, if the SEDR register is written while a transfer is in progress. The write itself has no effect on the running transmission. The flag can only be reset by writing a "1" to it. Writing a "0" has no effect. An interrupt will be generated on INTSEE on a transition from "0" to "1", if th module is configured as a slave and the <TASM> bit is equal to "0".

<SOVF>: Slave mode overflow error flag

Master mode:

Always reads as undefined, writes to this flag have no effect.

Slave mode:

Compatibility mode:

The <SOVF> flag is automatically asserted, if a new byte has been completely received and the <SEF> flag is still asserted. The <SOVF> flag is automatically cleared by reading the SESR register with the <SOVF> flag is set followed by an access to the SEDR register. The <SOVF> flag will also be cleared by switch to the master mode. In compatibility mode, no interrupt will be generated on the assertion of <SOVF> flag

Micro DMA mode:

The <SOVF> flag is automatically asserted, if a new byte has been completely received and the <TSRC> flag is still asserted. The <SOVF> flag can only be cleared by writing a "1" to it. Writing a "0" to it has no effect. INTSEE is generated with <TASM> =1, if <SOVF> flag from 0 to 1.

<MODF>: Mode-fault error flag

Master mode:

Compatibility mode:

The <MODF> flag is set, if the SS signal goes to active low while the SEI is configured as a master. In this case:

- 1. The SEI output pin drivers are disabled and the output pins are placed in high-impedance state.
- 2. The <MSTR> bit in the SECR register is cleared.
- 3. The <SEE> bit is forcibly cleared to disable the SEI system.
- 4. An interrupt INTSEM is generated.

The <MODF> flag is automatically cleared by reading the SESR register with the <MODF> bit set, followed by a write to SECR register.

Micro DMA mode:

It is the same as that of the compatibility mode, except the <MODF> flag's clearance.

This flag can only be cleared by writing "1" to it. Writing a "0" to this flag has no effect.

Slave mode:

Always reads as undefined, writes to this flag have no effect.

<TSRC>: Receive completion flag

Compatibility mode:

Always reads as undefined, writes to this flag have no effect.

Micro DMA mode:

The <TSRC> flag is set when a transfer has been completed, that is when eight cycles where shifted on the SECLK signal. It is cleared by performing a read operation on the SEI data register, by switching t compatibility mode or by writing a "1" to this flag. Writing a "0" to this flag has no effect. An interrupt INTSER will be generated on the assertion of this flag.

<TSTC>: Transmit completion flag

Compatibility mode:

Always reads as undefined, writes to this flag have no effect.

Micro DMA mode:

This <TSTC> flag is set when one byte of data has been completely shifted out and when new data is allowed to be written to the SEDR register. It is cleared by performing a write operation on the SEI dat register, by switching to compatibility mode or by writing a "1" to this flag. Writing a "0" to this flag has no effect. An interrupt INTSET will be generated on the assertion on this flag.

<TASM>: Automated shift mode(master) / INTSEE interrupt mask(slave)

Compatibility mode:

Always reads as undefined, writes to this flag have no effect.

Micro DMA mode:

Master mode:

- 0: Disables the automated shift mode.
- 1: Enables the automated shift mode.

In this mode a read access to the SEI data register SEDR will perform the following functions.

- · The SEI data register will be cleared to 00 hex.
- A new transfer will be initiated, thus in master mode 8 low bits will be shifted out, 8 new bits will be shifted in

The automated shift mode also works when it is combined with a micro DMA. It has no effect, when SEI is in the slave mode.

Slave mode:

This bit functions as a mask for the interrupt INTSEE generation of the <SOVF> and <WCOL> flags.

- 0: An interrupt INTSEE will be generated when the <WCOL> flag is set t "1", but not effect on th <SOVF> flag
- 1: An interrupt INTSEE will be generated when the <SOVF> flag is set t "1", but not effect on the <WCOL> flag.

<TMSE>: SEI mode select

- 0: Compatibility mode.
- 1: Micro DMA mode.

Selects the micro DMA mode, which also allows micro DMA transfers. It is necessary to disable the SEI system before switching to the micro DMA mode.

(3) SEI data register (SEDR0, SEDR1)

SEI0 Data Register

SEDR0 (0062H)

	7	6	5	4	3	2	1	0
bit Symbol	SED7	SED6	SED5	SED4	SED3	SED2	SED1	SED0
Read/Writ		R/W						
After reset	0	0	0	0	0	. 0	0	0

SEI1 Data Register

SEDR1 (0066H)

	7	6	5	4	3	2	1	0
bit Symbol	SED7	SED6	SED5	SED4	SED3	SED2	SED1	SED0
Read/Writ		R/W						
After reset	0	0	0	0	0	0	0	0

This register is used to transmit and receive data. When the SEI system configured as a master, transfers ar started by a software write to the SEDR register.

After once starting transmission, please write after checking that the transmission end flag has surely set by interrupt or polling when master device writes to SEDR register.

Only when the <SEE> bit of the SECR register is "1", a read/write to the SEDR register is possible. When th <SEE> bit is "0", the write access is ignored and "00" will be read whenever it read.

3.11.8 SEI system errors

Three system errors can be detected by the SEI system. The first type error arises in a multiple-master system when more than one SEI device simultaneously tries to be master. This error is called a mode fault. Th second type error, a write collision, indicates that an attempt has been made to write data to the SEDR while a transfer was in progress. The third error occurs when the SEI system is configured as a slave and a new byte of data has been completely shifted in by the remote bus master before the old byte could be read.

(1) Mode-fault error

When SEI system is configured as master and the \overline{SS} input line goes to active low, a mode-fault error has occurred. Only a SEI master can experience a mode-fault error, caused when a second SEI device becomes a master and selects this device as if it were a slave. In cases where more than one device is concurrently configured as master, there is a change of contention between two pin drivers. For push-pull CMOS drivers, this contention can cause catastrophic latch-up. When this type of error is detected, the following actions ar taken immediately.

- The SECR register's <MSTR> bit is forcibly cleared to set the SEI for slave.
- The SECR register's <SEE> bit is forcibly cleared to disable the SEI system.
- The SESR register's <MODF> flag is set, and INTSEM interrupt pulse is generated.
- The SEI output pin drivers are disabled and the output pins are placed in the high-impedance state.

When the problem that has caused the mode fault is solved in software, the <MODF> flag is cleared and the SEI system can be setup to return to normal operation. In the compatibility mode the <MODF> flag is automatically cleared by reading SESR register while <MODF> flag is set, followed by write to the SECR register. In micro DMA mode the <MODF> flag is cleared by writin "1" value to it.

There may be a case where the mode fault mechanism cannot surely protect a multi-master system against driver collisions. For example, such a case may occur when a second SEI device becomes the master, but th \overline{SS} pin of this device is not driven high immediately after that. Two slave devices are selected and thes devices attempt to drive the MISO pin simultaneously. In this case, both devices result in a collision of output drivers, but mode fault is detected in neither device

The method to protect the drivers from latch-up is to use an open drain option. This is to change the SEI output driver to the driver to the of open drain type. The SECLK pin, MOSI pin and MISO pin can be set open drain respectively by the port Mopen drain enable register PMODE. In this case, outside additional pull-up resistor is necessary.

(2) Write collision error

A write collision occurs if the SEDR register is written while a transfer is in progress. Since the SEDR register is not double buffered in the transmit direction, writes to SEDR register cause data to be written directly into th SEI shift register. Because this write corrupts any transfer in progress, a write-collision error is generated. The transfer continues undisturbed, and the write data that caused the error is not written to the shifter.

A write collision is normally a slave error because a slave has no control over when a master will initiate a transfer. A master knows when a transfer is in progress, thus, there is no excuse for a master to generate a write collision error although the SEI logic can detect write collision in a master as well as in a slave.

In slave mode a write collision is likely to occur, when the master shifts faster, than it can be handled by th slave. This will be, when the slave is transferring a new value to the data register when the master has already begun with the next shift cycle. In this case a write collision occurs.

In micro DMA mode an interrupt on INTSEE will occur, if the module is configured as slave, <TASM> bit is chosen to be equal to zero and <WCOL> flag shows a positive edge.

(3) Slave mode overflow error

On a SEI bus the bit rate of transmission is determined by the master. At higher bit rates the problem arises that a slave might not be able to follow the transmission of a master. This means, that the data is shifted i faster than it can be processed on the slave side. Therefore the SEI module offers the <SOVF> flag in its status register which allows the detection of a possible loss of data.

<SOVF> flag will be asserted, when,

- The SEI module is configured as a slave.
- An old byte of data is still waiting to be read when a new byte of data has been completely received.

When <SOVF> is set, SEDR has been overwritten by new byte data.

Since this error is only a subject in the slave mode, the <TASM> bit can be used as an interrupt mask for this flag. An interrupt is generated on INTSE0 only in the micro DMA mode and the <TASM> bit is "1", if the <SOVF> flag in the status register is asserted.

3.11.9 Interrupt generation

Interrupt processing differs for the two SEI operating modes, which can be selected using the <TMSE> bit in the SESR register. It generates four interrupts par one SEI module that are INTSEM, INTSEE, INTSER an INTSET.

(1) Compatibility mode

In compatibility mode the INTSEM and INTSEE are used. The SEI module generates the INTSEM interrupt, if the <MODF> flag in the SESR register shows a transition from "0" to "1". And it generates the INTSEE interrupt, if the <SEF> flag shows a transition from "0" to "1".

INTSEM	Interrupt on <modf></modf>
INTSEE	Interrupt on <sef></sef>
INTSER	Inactiv
INTSET	Inactiv

(2) Micro DMA mod

In micro DMA mode all four interrupts are used to allow the micro DMA transfers to and from the SEI data register. The INTSEM is generated on a transition of the <MODF> flag from "0" to "1". The INTSEE is generated if the module is in slave mode on a transition of the <WCOL> flag from "0" to "1" with <TASM> bit is "0" or on a transition of the <SOVF> flag from "0" to "1" with <TASM> bit is "1".

After a completed transfer both the <TSRC> flag and the <TSTC> flag in the SESR register are asserted simultaneously. However, there is an exception for <CPHA> equals "0" in slave mode. Please s "3.11.4(1) transfer format of <CPHA>= ". Both flags trigger the INTSER and INTSET interrupts.

The <TSRC> flag generates an interrupt INTSER on a transition from "0" to "1". The <TSRC> flag can be cleared by either reading the SEDR register or by writin "1" value to this flag

The <TSTC> flag generates an interrupt INTSET on a transition from "0" to "1". The <TSTC> flag is cleared by either writing the SEDR register or by writing a "1" value to this flag.

In order to use the micro DMA, the INTSER can be used to trigger a micro DMA that reads the data from th SEDR register and the INTSET can be used to trigger a micro DMA that writes a new value to the SEDR register. Thus initiating a new transfer.

INTSEM	Interrupt on <modf></modf>
INTSEE	Interrupt on <wcol>1) or <sovf>2)</sovf></wcol>
INTSER	Interrupt on <tsrc></tsrc>
INTSET	Interrupt on <tstc></tstc>

Note 1) In slave mode, it is at the time of <TASM> =0

Note 2) In slave mode, it is at the time of <TASM> =1

The Interrupts can be disabled individually at the interrupt controller.

3.11.10 Usage of the micro DM (micro DMA mode)

The usage of the micro DMA for larger SEI transfers allows speed up the communication on the SEI by

- reducing the CPU effort for interrupt processing,
- reducing the time gap between two successive transfers.

The micro DMA transfers can be used in both the master and the slave mode.

(1) Read/write micro DMA transfer

In this mode two micro DMA channels are used. One micro DAM channel is used to send the receive data from the SEDR register to the memory. The other micro DMA channel is used to send the new data from the memory to the SEDR register. The data transfer will be completely handled by the micro DMA controller.

(1) Initiation

Two micro DMA channels have to be set up for the transfer. One micro DMA is triggered on the INTSER t transfer the value that was received from the SEDR register to the memory. The other micro DMA is triggered on the INTSET to write new data from the memory to the SEDR register. It is used to restart the transfer i master mode.

The micro DMA with the lower channel has to be assigned to the INTSE interrupt since it takes precedenc over the micro DMA with the higher channel number.

The micro DMA transfer is initiated the first time by writing the first transfer value to the SEDR register. The following transfers will be handled automatically by the micro DMA controller.

<see></see>	<mstr></mstr>	<tasm></tasm>	<tmse></tmse>
1	0:Slave	INTSEE interrupt mask	1
	1:Master	0	

2 Micro DMA transfer

Once initiated the micro DMA wait to be triggered by a completed transfer. On a completed transfer both <TSRC> and <TSTC> flags set and both SEI receive completed interrupt pulse INTSER and SEI transmit completed interrupt pulse INTSET are generated. Since the micro DMA channel with the lower channel number takes precedence, the read micro DMA transfer is performed before the write micro DMA transfer. The read micro DMA reads the value from the SEDR register and stores the value at the location specified within th micro DMA control registers. The read access also clears the <TSRC> flag in effect. After this the write micro DMA transfers a value from a specified memory address to the SEDR register. The write access to the SEDR register automatically clears the <TSTC> flag in the SESR register and starts a new transfer when the modul is in master mode. After each micro DMA transfer the count registers for both micro DMA are decreased. This procedure continues until the counters reach the value of "0". A micro DMA interrupt will be generated to indicate the end of the micro DMA transfer. An interrupt service routine triggered on the end of the micro DMA transfer can be used to re-initiate the micro DMA transfers.




Figure 3.11.10(1) Flowchart for Micro DMA Read/Write Transfer

(2) Read only micro DMA transfer

This mode is used to shift in lager blocks of data, while "don't care data" is shifted out (e.g.: reads from serial EEPROM). Only a single micro DMA is used to store the data read from the SEDR register to a specified RAM area.

1 Initiation

For this mode the module has to be configured for micro DMA mode by asserting the <TMSE> bit in the SESR register. When SEI is acting as master, the <TASM> bit has to be set additionally to allow the automated shifting. Just one micro DMA has to be set up to transfer the SEDR data to a memory location specified within the micro DMA destination address register. The SEI receive completion interrupt INTSER is used to trigger this micro DMA. The SEI transfer completion interrupt INTSET is disabled at the interrupt controller. If SEI is set up as a master, the first transfer has to be initiated by writing the SEDR register.

<see></see>	<mstr></mstr>	<tasm></tasm>	<tmse></tmse>
1	0:Slave	INTSEE interrupt mask	1
l	1:Master	1	

② Micro DMA transfer

After initiating the first transfer, the micro DMA waits for the transfer to be completed. With the completion of th transfer both the <TSRC> and <TSTC> flags in the SESR register are asserted. On the assertion of th <TSRC> flag the INTSER interrupt is generated to trigger the micro DMA. The <TSTC> flag will be asserted simultaneously and will remain set till the end of the block transfer.

The micro DMA moves the received value from the SEDR register to the memory location specified in destination address register. After the micro DMA transfer, the count register of the micro DMA is decreased. When the data register is read and the <TASM> bit in the SESR register is "1", the SEDR register automatically clears to "00" Hex. Simultaneously a new transfer is started automatically. This procedure will repeat until the micro DMA counter reaches a value of "0". A micro DMA interrupt will be generated to indicate the end of the micro DMA transfer.




Figure 3.11.10(2) Flowchart for Micro DMA Read only Transfer

(3) Write only micro DMA transfe

The write only transfer mode is used to transmit larger blocks of data while the incoming data is ignored. Only a single micro DMA is used to transfer new transmit data from a memory location specified by the micro DMA source address register to the SEDR register.

1 Initiation

For this mode the module has to be configured for micro DMA mode by asserting the <TMSE> bit in the SESR register. One of the micro DMA channels has to be set up for the automated write to the SEDR register. This micro DMA is triggered by the SEI transmit completion interrupt INTSET. The SEI receive completion interrupt INTSER is disabled at the interrupt controller. If SEI is set up as a master, the first transfer is initiated by writing the first value to the SEDR register.

<see></see>	<mstr></mstr>	<tasm></tasm>	<tmse></tmse>
1	0:Slave	INTSEE interrupt mask	1
	1:Master	0]

② Micro DMA transfer

After starting the first transfer the micro DMA waits for the transfer to be completed. On completion both th <TSRC> and <TSTC> flags in the SEI status register are asserted. The <TSRC> flag and in slave mod additionally the <SOVF> flag has to be ignored for the rest of the transfer. The <TSTC> flag generates th INTSET interrupt, which will trigger the micro DMA transfer.

The micro DMA reads a value from the memory address specified in its source register and transfers it to th SEDR register. After the micro DMA transfer, the count register of the micro DMA is decreased. The writ access to the SEDR register clears the <TSTC> flag and starts a new transfer on the SEI bus when the modul is in master mode. This procedure continues until the Micro DMA counter reaches a value of "0". A micro DMA interrupt will be generated to indicate the end of the micro DMA transfer.




Figure 3.11.10(3) Flowchart for Micro DMA Write only Transfer

3.13 Analog/Digital Converter

The TMP92CW10 incorporates a 10-bit successive approximation-type analog/digital converter (AD converter) with 12-channel analog input.

Figure 3.13.1 is a block diagram of the AD converter. The 12-channel analog input pins (AN0 to AN11) are shared with the input-only port Port G and Port L, so they can be used as an input port.

Note: When IDLE2, IDLE1 or STOP Mode is selected, as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.




Figure 3.13.1 Block diagram of AD converter

3.13.1 Analog/Digital converter registers

The AD converter is controlled by the two AD Mode Control Registers: ADMOD0 and ADMOD1. The twelve AD Conversion Data Result Registers (ADREG0H/L, ADREGBH/L) store the results of AD conversion.

Figure 3.13.2 shows the registers related to the AD converter.




Figure 3.13.2 AD Converter Related Register




Figure 3.13.3 AD Converter Related Register

AD Conversion Result Register 0 Low

ADREGOL (0120H)

	7	6	5	4	3	2	1	0
Bit symbol	ADR01	ADR00						ADR0RF
Read/Writ	l	3						R
After Reset	Unde	efined						0
Function		er 2 bits of rsion result						AD Conversion Data Storage flag 1: Conversion result stored

AD Conversion Result Register 0 High

ADREG0H (0121H)

	7	6	5	4	3	2	1	0		
Bit symbol	ADR09 ADR08 ADR07 ADR06 ADR05 ADR04 ADR03 ADR02									
Read/Writ		R								
After Reset		Undefined								
Function		Stores upper eight bits AD conversion result.								

AD Conversion Result Register 1 Low

ADREG1L (0122H)


	7	6	5	4	3	2	1	0
Bit symbol	ADR11	ADR10						ADR1RF
Read/Writ		R						R
After Reset	Undefined							0
Function	stores lower 2 bits of AD conversion result							AD Conversion Result flag 1: Conversion
								result stored

AD Conversion Result Register 1 High

ADREG1H (0123H)

	7	6	5	4	3	2	1	0			
Bit symbol	symbol ADR19 ADR18 ADR17 ADR16 ADR15 ADR14 ADR13 ADR12										
Read/Writ		R									
After Reset		Undefined									
Function		Stores upper eight bits of AD conversion result.									

Channel x conversion result



- Bits 5-1 are always read as 1.
- Bit 0 is the AD conversion data storage flag <ADRxRF>. When the A
 conversion result is stored, the flag is set to 1. When either of the
 registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.13.4 AD Converter Related Registers

AD Conversion Result Register 2 Low

ADREG2L (0124H)

	7	6	5	4	3	2	1	0
Bit symbol	ADR21	ADR20						ADR2RF
Read/Writ	Ī	7						R
After Reset	Unde	efined						0
Function		er 2 bits of sion result.						A/D conversion data storage flag 1: Conversion result stored

AD Conversion Result Register 2 High

ADREG2H (0125H)

	7	6	5	4	3	2	1	0			
Bit symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22			
Read/Writ		R									
After Reset		Undefined									
Function		Stores upper eight bits of AD conversion result.									

AD Conversion Result Register 3 Low

ADREG3L (0126H)


/	7	6	5	4	3	2	1	0
Bit symbol	ADR31	ADR30						ADR3RF
Read/Writ	F	7						R
After Reset	Unde	efined						0
Function		er 2 bits of sion result.						AD Conversion Data Storage flag 1: conversion result stored

AD Conversion Result Register 3 High

ADREG3H (0127H)

	7	6	5	4	3	2	1	0		
Bit symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32		
Read/Writ		R								
After Reset		Undefined								
Function		Stores upper eight bits of AD conversion result.								

Channel x conversion result



- Bits 5-1 are always read as 1.
- Bit 0 is the AD conversion data storage flag <ADRxRF>. When the A conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.13.5 AD Converter Related Registers

AD Conversion Result Register 4 Low

ADREG4L (0128H)

		7	6	5	4	3	2	1	0
L	Bit symbol	ADR41	ADR40						ADR4RF
	Read/Writ		R						R
	After Reset	Unde	efined						0
	Function		ver 2 bits of rsion result.						A/D conversion data storage flag 1: Conversion result stored

AD Conversion Result Register 4 High

ADREG4H (0129H)

		7	6	5	4	3	2	1	0					
4	Bit symbol	ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42					
	Read/Writ		R											
	After Reset		Undefined											
	Function		Stores upper eight bits of AD conversion result.											

AD Conversion Result Register 5 Low

ADREG5L (012AH)


		7	6	5	4	3	2	1	0
L	Bit symbol	ADR51	ADR50						ADR5RF
	Read/Writ		R						Ŕ
	After Reset	Und	efined						0
	Function		ver 2 bits of rsion result.						AD Conversion Data Storage flag 1: conversion result stored

AD Conversion Result Register 5 High

ADREG5H (012BH)

	7	6	5	4	3	2	1	0		
Bit symbol	ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52		
Read/Writ		R								
After Reset		Undefined								
Function		Stores upper eight bits of AD conversion result.								

Channel x conversion result



- Bit 0 is the AD conversion data storage flag <ADRxRF>. When the A conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.13.6 AD Converter Related Registers

AD Conversion Result Register 6 Low

ADREG6L (012CH)

	7	6	5	4	3	2	11	0
Bit symbol	ADR61	ADR60						ADR6RF
Read/Writ		R			•			R
After Reset	Unde	efined						0
Function		er 2 bits of sion result.						A/D conversion data storage flag 1: Conversion result stored

AD Conversion Result Register 6 High

ADREG6H (012DH)

		7	6	5	4	3	2	1	0					
۱ ا	Bit symbol	ADR69	ADR68	ADR67	ADR66	ADR65	ADR64	ADR63	ADR62					
	Read/Writ		R											
	After Reset		Undefined											
	Function		Stores upper eight bits of AD conversion result.											

AD Conversion Result Register 7 Low

ADREG7L (012EH)


		7	6	5	4	3	2	1	0
ιl	Bit symbol	ADR71	ADR70						ADR7RF
-	Read/Writ		R						R
	After Reset	Unde	efined						0
	Function		ver 2 bits of rsion result.						AD Conversion Data Storage flag 1: conversion result stored

AD Conversion Result Register 7 High

ADREG7H (012FH)

	7	6	5	4	3	2	1	0					
Bit symbol	ADR79	ADR78	ADR77	ADR76	ADR75	ADR74	ADR73	ADR72					
Read/Writ		R											
After Reset		Undefined											
Function		Stores upper eight bits of AD conversion result.											

Channel x conversion result



- Bits 5-1 are always read as 1.
- Bit 0 is the AD conversion data storage flag <ADRxRF>. When the A conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.13.7 AD Converter Related Registers

AD Conversion Result Register 8 Low

ADREG8L (0130H)

	7	6	5	4	3	2	1	0
Bit symbol	ADR81	ADR80						ADR8RF
Read/Writ	F	7						R
After Reset	Unde	efined						0
Function		er 2 bits of sion result.	·					A/D conversion data storage flag 1: Conversion result stored

AD Conversion Result Register 8 High

ADREG8H (0131H)

I		7	6	5	4	3	2	1	0				
ا ا	Bit symbol	ADR89	ADR88	ADR87	ADR86	ADR85	ADR84	ADR83	ADR82				
	Read/Writ		R										
	After Reset		Undefined										
I	Function		Stores upper eight bits of AD conversion result.										

AD Conversion Data Register 9 Low

ADREG9L (0132H)


	/	7	6	5	4	3	2	1	0
L	Bit symbol	ADR91	ADR90						ADR9RF
	Read/Writ		R						R
1	After Reset	Unde	efined	· ·					0
	Function		ver 2 bits of rsion result.						AD Conversion Data Storage flag 1: conversion result stored

AD Conversion Result Register 9 High

ADREG9H (0133H)

	7	6	5	4	3	2	1	0			
Bit symbol	ADR99	ADR98	ADR97	ADR96	ADR95	ADR94	ADR93	ADR92			
Read/Writ	R										
After Reset		Undefined									
Function	Stores upper eight bits of AD conversion result.										

Channel x conversion result



- Bits 5-1 are always read as 1.
- Bit 0 is the AD conversion data storage flag <ADRxRF>. When the A conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.13.8 AD Converter Related Registers

AD Conversion Result Register A Low

ADREGAL (0134H)

	7	6	5	4	3	2	1	0
Bit symbol	ADRA1	ADRA0						ADRARF
Read/Writ	F	3						R
After Reset	Unde	efined						0
Function	Stores low AD conver	er 2 bits of sion result.						A/D conversion data storage flag 1: Conversion result stored

AD Conversion Result Register A High

ADREGAH (0135H)

	7	6	5	4	3	2	1	0
Bit symbol	ADRA9	ADRA8	ADRA7	ADRA6	ADRA5	ADRA4	ADRA3	ADRA2
Read/Writ				F	3			
After Reset				Unde	fined			
Function			Stores upp	er eight bits	of AD convei	sion result.		

AD Conversion Result Register B Low

ADREGBL (0136H)


		7	6	5	4	3	2	11	0
ᅵ	Bit symbol	ADRB1	ADRB0						ADRBRF
	Read/Writ		R						R
	After Reset	Und	efined						0
	Function		ver 2 bits of rsion result.						AD Conversion Data Storage flag
									1: conversion result stored

AD Conversion Result Register B High

ADREGBH (0137H)

1		7	6	5	4	3	2	1	0
	Bit symbol	ADRB9	ADRB8	ADRB7	ADRB6	ADRB5	ADRB4	ADRB3	ADRB2
	Read/Writ				F	7			
	After Reset				Unde	fined			
	Function	Stores upper eight bits of AD conversion result.							

Channel x conversion result



- Bits 5-1 are always read as 1.
- Bit 0 is the AD conversion data storage flag <ADRxRF>. When the A conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.13.9 AD Converter Related Registers

3.13.2 Description of operation

(1) Analog reference voltage

A high-level analog reference e voltage is applied to the VREFH pin: a low-level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage, the difference between VREFH and VREFL is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write a 0 to ADMOD1<VREFON> in AD Mode Control Register 1. To start AD conversion in the OFF state, first write a 1 to ADMOD1<VREFON>, wait 3μ s until the internal reference voltage stabilizes (this is not related to fc), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In Analog Input Channel Fixed Mode (ADMODO<SCAN> = 0)
 Setting ADMOD1<ADCH3~ADCH0> selects one of the input pins AN0~AN11 as the input channel.
- In Analog Input Channel Scan Mode (ADMODO<SCAN> = 1)
 Setting ADMOD1<ADCH3~ADCH0> selects one of the twelve scan modes.

Table 3.13.1 illustrates analog input channel selection in each operation mode.

On a Reset. ADMOD0<SCAN> is set to 0 and ADMOD1<ADCH 3~ADCH0> is initialized to 0000. Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

<adch2~0></adch2~0>	Channel fixed <scan> = "0"</scan>	Channel scan <scan> = "1"</scan>			
0000	AN0	ANO .			
0001	AN1	AN0 → AN1			
0010	AN2	$ANO \rightarrow AN1 \rightarrow AN2$			
0011	AN3	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$			
0100	AN4	$ANO \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4$			
0101	AN5	ANO \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5			
0110	AN6	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6$			
0111	AN7	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7$			
1000	AN8	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \rightarrow AN8$			
1001	AN9	ANO \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \rightarrow AN8 \rightarrow AN9			
1010	AN10	ANO \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \rightarrow AN8 \rightarrow AN9 \rightarrow AN10			
1011	AN11	$ANO \to AN1 \to AN2 \to AN3 \to AN4 \to AN5 \to AN6 \to AN7 \to AN8 \to AN9 \to AN10 \to AN11$			

Table 3.13.1 Analog input channel selection

(3) Starting AD Conversion

To start AD conversion, write a 1 to ADMOD0<ADS> in AD Mode Control Register 0. When AD conversion starts, the AD Conversion Busy flag ADMOD0<ADBF> will be set to 1, indicating that AD conversion is in progress.

(4) AD conversion modes and the AD Conversion End interrupt

The four AD conversion modes are:

- Channel Fixed Single Conversion Mode
- Channel Scan Single Conversion Mode
- Channel Fixed Repeat Conversion Mode
- Channel Scan Repeat Conversion Mode

The ADMOD0<REPET> and ADMOD0<SCAN> settings in AD Mode Control Register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD AD Conversion End interrupt request. Also, ADMOD0<EOCF> will be set to 1 to indicate that AD conversion has been completed.

① Channel Fixed Single Conversion Mode

Setting ADMO D 0 < R E P E T > and ADMOD0<SCAN> to 00 selects Conversion Channel Fixed Single Conversion Mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed. the ADMODO<EOCF> flag is set to 1. ADMODO<ADBF> is cleared to 0. and an INTAD interrupt request is generated.

② Channel Scan Single Conversion Mode

Setting ADMO D 0 < R E P E T > and ADMOD0<SCAN> to 01 selects Conversion Channel Scan Single Conversion Mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to 1. ADMOD0<ADBF> is cleared to 0. and an INTAD interrupt request is generated.

③ Channel Fixed Repeat Conversion Mode

Setting ADMO D 0 < R E P E T > and ADMOD0<SCAN> to 10 selects Conversion Channel Fixed Repeat Conversion Mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to 1 and ADMOD0<ADBF> is not cleared to 0 but held at 1. INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Setting <ITM0> to 0 generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to 1 generates an interrupt request on completion of every fourth conversion.

4 Channel Scan Repeat Conversion Mode

Setting ADMO D 0 < R E P E T > and ADMOD0<SCAN> to 11 selects Conversion Channel Scan Repeat Conversion Mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to 1 and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to 0 but held at 1. To stop conversion in a repeat conversion mode (i.e. in cases③ and ④), write a 0 to ADMOD0<REPET>. After the current conversion has been completed, the repeat conversion mode terminates and ADMOD0<ADBF> is cleared to 0.

Switching to a halt state (IDLE2 Mode with ADMOD1<I2AD> cleared to 0. IDLE1 Mode or STOP Mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (i.e. in case® and ④), when the halt is released, conversion restarts from the beginning. In single conversion modes (i.e. in cases ① and ②), conversion does not restart when the halt is released (the converter remains stopped).

Table 3.13.2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.13.2 Relationship Between AD Conversion Modes and Interrupt Requests

Mada	Interrupt Request		ADMOD0	
Mode	Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>
Channel Fixed Single Conversion Mod	After completion of conversion	×	0	0
Channel Scan Single Conversion Mod	After completion of scan conversion	×	0	1
Channel Fixed Repeat	Every conversion	0		
Conversion Mod	Every forth conversion	1	'	0
Channel Scan Repeat Conversion Mod	After completion of every scan conversion	×	1	1

X: Don't care

(5) AD conversion time

160/fc (8 μs @ f_e = 20 MHz) are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD Conversion Data Upper and Lower Registers (ADREG0H/L to ADREGBH/L) store the results of AD conversion. (ADREG0H/L to ADREGBH/L are read-only registers.)

In Channel Fixed Repeat Conversion M o d e . the conversion results are stored successively in registers ADREG0H/L to ADREG3H/L. In other modes the ANO. AN1, AN2. AN3. AN4. AN5. AN6. AN7 conversion results are s t o r e d in ADREG0H/L. ADREG1H/L, ADREG3H/L, ADREG3H/L, ADREG4H/L. ADREG5H/L. ADREG6H/L. ADREG7H/L. ADREG8H/L, ADREG9H/L, ADREG9H/L, ADREG9H/L, ADREG9H/L respectively. Table 3.13.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.13.3 Correspondence Between Analog Input Channels and AD Conversion Result Registers

	AD Conversion Result Register				
Analog input channel (Port G/Port L)	Conversion modes other than at right	Channel fixed repeat conversion mode (every 4th conversion)			
AN0	ADREG0H/L				
AN1	ADREG1H/L	ADREGOH/L ←			
AN2	ADREG2H/L	V ADREG1H/L			
AN3	ADREG3H/L	ADREGIA/E			
AN4	ADREG4H/L	ADREG2H/L			
AN5	ADREG5H/L	↓			
AN6	ADREG6H/L	ADREG3H/L —			
AN7	ADREG7H/L				
AN8	ADREG8H/L				
AN9	ADREG9H/L				
AN10	ADREGAH/L				
AN11	ADREGBH/L				

<ADRxRF>. bit 0 of the AD conversion data lower register. is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to 1. When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to 0.

Reading the AD conversion result also clears the AD $\,$ C o n v e rsion End flag ADMOD0<EOCF> to 0.

Setting example:

① Convert the analog input voltage on the AN3 pin and write the result, to memory address 0800H using the AD interrupt (INTAD) processing routine.

Main routine: 7 6 5 4 3 2 1 0 ← 1 1 0 0 - - - -INTEOAD Enable INTAD and set it to Interrupt Level 4. ADMOD1 $\leftarrow \ \ 1 \ \ 1 \ \ 0 \ \ 0 \ \ 0 \ \ 1 \ \ 1$ Set pin AN3 to be the analog input channel. ADMOD0 $\leftarrow \texttt{X} \texttt{X} \texttt{0} \texttt{0} \texttt{0} \texttt{0} \texttt{1}$ Start conversion in Channel Fixed Single Conversion Mode. Interrupt routine processing example: [wa ← ADREG3 Read value of ADREG3L and ADREG3H into 16-bit generalpurpose register WA.

WA ← ADREG3 Read value of ADREG3L and ADREG3H into 16-bit general-purpose register WA.

WA >> 6 Shift contents read into WA six times to right and zero-fill upper bits.

(0800H) ← WA Write contents of WA to memory address 0800H.

② This example repeatedly converts the analog input voltages on the three pins ANO. AN1 and AN2. using Channel Scan Repeat Conversion Mode.

Note: X = Don't care; "-" = No change

3.14 Watchdog Timer (Runaway Detection Timer)

The TMP92CW10 contains a watchdog timer of runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

3.14.1 Configuration

Figure 3.14.1(1) is a block diagram of the watchdog timer (WDT).




Figure 3.14.1(1) Block Diagram of Watchdog Timer

The watchdog timer consists of a 22-stage binary counter which uses the clock ϕ (2/fc) as the input clock. The binary counter can output2¹⁶/fc, 2¹⁸/fc, 2²⁰/fc and 2²²/fc. Selecting one of the outputs using WDMOD<WDTP1,WDTP0> generates a watchdogtimer interrupt when an overflow occurs.




Figure 3.14.1(2) Normal Mode

The runaway detection result can also be connected to the Reset pin internally. In this case, the reset time will be between 44 and 58 system clocks (2.2~2.9 μ s @ f_C = 20 MHz) as shown in figure 3.14.1(3).




Figure 3.14.1(3) Reset Mode

3.14.2 Control registers

The watchdog timer WDT is controlled by three control registers WDMOD, WDCR and CLKMOD.

- (1) Watchdog Timer Mode Register (WDMOD)
- ① Setting the detection time for the watchdog timer in <WDTP1,WDTP0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. On a Reset this register is initialized to WDMOD<WDTP1,WDTP0> = 00. The detection times for WDT is 2^{16} /fc [S]. (The number of system clocks is approximately

65.536.)

② Watchdog timer enable/disable control register <WDTE>

At reset, the WDMOD<WDTE> is initialized to 1, enabling the watchdog timer.

To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the Watchdog Timer Control Register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1.

③ Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR>is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

• Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

• Enable control

Set WDMOD<WDTE>to 1.

Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

```
WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).
```

(3) Clock Mode Register (CLKMOD)

This register is used to set the warming up time after the stop mode ends.

Writing "0" to the CLKMOD <WARM> bit. 2^5 /fc (approximately 1.6ms @ 20MHz) is selected and writing "1". 2^{17} /fc (approximately 6.6ms @ 20MHz) is selected.

The output of CLK pin is chosen from fc and 2/5fc by the setup of CLKMOD <CLKMCLKMO>. Moreover, CLK pin output can be stopped by writing "0" in CLKMOD <CLKOE>.

By the setup of CLKMOD <HALTM1.HALTM0>. it becomes the HALT mode of IDLE2. IDLE1 or STOP.




Figure 3.14.2(1) Watchdog Timer Mode Register




Figure 3.14.2(2) Watchdog Timer Control Register




Figure 3.14.2(3) Clock Mode Register

3.14.3 Operation

TOSHIBA

The watchdog timer gener at essan INTWD interrupt when the detection time set in the WDMOD

WDTP1,WDTP0> has elapsed. The watchdog timer must be zero-cleared in software before an INTWD interrupt will be generated. If the CPU malfunctions (i.e. if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-mulfunction program.

The watchdog timer begins operating immediately on release of the watchdog timer reset.

The watchdog timer is reset and halted in IDLE1 or STOP Modes. The watchdog counter continues counting during bus release (When BUSAK goes Low).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 Mode.

Example: © Clear the binary counter.

3.15 RAM control

RAM control register(RAMCR) has <RAMWI>bit for inhibition to write data to internal RAM and <RAMSTB> bit to detect lower voltage under VSTB level. VSTB level is the voltage level imposible to keep the data of Internal RAM.

Only data "1" can be written to RAMCR<RAMSTB>, and data "0" can't be written.

When RAMCR<RAMSTB> is set to "1" by software, in the case of voltage drop under VSTB level RAMCR<RAMSTB> is reset to "0". After power on RAMCR<RAMSTB> is reset to "0".

RAMCR<RAMSTB> is not changed by standby operation and reset operation. The detection of reset operation (Warm reset / Power-on reset) and the condition of RAM data (kept / lost) is enable, to read RAMCR<RAMSTB>.

RAM Write Inhibit<RAMWI> bit is used for inhibition to write data to internal RAM. After reset RAMCR<RAMWI> is set to "1", writing data to internal RAM is accepted. When RAMCR<RAMWI> is set to "0", writing data to internal RAM is inhibited.

		7	6	5	4	3	2	1	0
	Bit Symbo	RAMSTB	RAMWI	-	-	-	.	-	-
RAMCR	Read/Writ	R/	W						
(016DH)	After reset	Not Changed	1						
	Function	RAM data / Reset 0:Lost / Power-on reset 1:Kept	Internal RAM write 0:Inhibit 1:accept						
\			-		0 1	nhibit to w	Internal RA rite to Inter vrite to Inte	nal RAM	

RAM standby flag

0	After "1" is set by software, this bit is reset to "0" at VCC3 ≦VSTB. After power on reset.
1	After "1" is set by software, this data isn't changed at VCC3>VSTB.

Note1: After power on RAMCR<RAMSTB> is reset to "0", but warm reset don't change RAMCR<RAMSTB>.

When this bit is used it need to set "1" by software, and so data "0" can't be written.

Note2: Standby current occurs to set standby mode when RAMCR<RAMSTB> bit is set to "1".

Note3: RAM control functions aren't supported by emulator.

Note4: When RAMCR<RAMSTB> set to "1", a voltage detection circuit operate after a wait of 8-States(@ fc = 20MHz; The while, do not set Idle2, 3 or STOP mode.). After that, the power-supply detection circuit runs.

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	
Power Supply Voltage	V _{oc3}	- 0. 5 ~4 . 5	V	
rower supply volcage	V _{CC5}	- 0. 5 ~ 6. 5	7 '	
Input Valtage	V	-0. 5~VCC3+0. 5	V	
Input Voltage	V _{IN} -	-0. 5~VCC5+0. 5		
Output Current(total)	Σ _{IOL}	100	mA	
Output Current(total)	Σιομ	-100	mA	
Power Dissipation(Ta=85°C)	P_{D}	600	Wim	
Soldering Temperature (10s)	T _{SOLDER}	260	°C	
Storage Temperature	T _{STG}	-65∼150	°C	
Operation Temperature	Tope	-40~ 85	°C	

Note: The absolute maximum ratings are rated values that must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products that include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Electrical Characteristics

Vcc3 = 3.0 to 3.6V / Vcc5 = 4.5V to 5.5V / fc = 16 to 20MHz / Ta = -40 to $85^{\circ}C$

Parameter	Symbol	Condition	Min	Max	Unit
Committee Maldage	V _{CC3}		3. 0	3. 6	.,
Supply Voltage	V _{CC5}		4. 5	5. 5	V
Input Low Voltage POO to PO7 (DO to 7) PGO to PG7 PLO to PL3	V _{iLO}		-0.3	0.8	٧
Input Low Voltage P00 to P07 (PORT) P40 to P47 P70 to P75 P00 to P05 PD0 to PD7 PF0 to PF7 PM0 to PM7 PN0 to PN5	V _{ILI}		-0.3	0. 3 +V CC5	V
Input Low Voltage INTO NMI RESET	V _{IL2}		-0. 3	0. 25 + VCC5	٧
Input Low Voltage AMO to AM1 TESTO to TEST1	V _{IL3}		-0. 3	0. 3	٧
Input Low Voltage X1	V _{IL4}		-0.3	0. 2*VCC3	٧
Input High Voltage P00 to P07 (D0 to 7) PG0 to PG7 PL0 to PL3	V _{IHD}		2.2	VCC5+0. 3	٧
Input High Voltage P00 to P07 P40 to P47 P70 to P75 PC0 to PC5 PD0 to PD7 PF0 to PF7 PM0 to PM7 PM0 to PN5	V _{IHI}		0. 7 * VCC5	VCC5+0. 3	٧
Input High Voltage INTO NMI RESET	V _{IH2}		0. 75*VCC5	VCC5+0. 3	V
Input High Voltage AMO to AM1 TESTO to TEST1	V _{IH3}		VCC5-0. 3	VCC5+0. 3	٧
Input High Voltage X1	V _{IH4}		0. 8*VCC3	VCC3+0, 3	٧

Parameter	Symbol		Condition	Min	Max	Unit	
Output Low Voltage	VaL	lac =	1. 6mA		0. 45	V	
	V _{OHO}	I _{OH} = -	-400 μ A	2. 4			
Output High Voltage	V _{OHI}	I _{OH} = -	-100 µ A	0. 75*VCC5		V	
	V _{OH2}	I _{0H} = -	-20 μ A	0. 9*VCC5		1	
Innut Ladrage Consumb	ILI	0.0 ≦	. Vin ≦ VCC5	0.02(typ.)	±5		
Input Leakage Current	I _{L2}	0.0 ≦	Vin ≤ VCC5 (PortG, PortL)	0. 02 (typ.)	±0.5	μΑ	
Output Leakage Current	I _{LO}	0.2 ≦	Vin ≤ V005-0.2	0.05(typ.)	±10	μА	
Operating Current (Single Chip)*	I ₀₀₃		3V , X1=10MHz (Internal 20MHz) udes l _{OSPLL})	85 (typ)	100	mA	
(origic orip) 4	I _{cos}	V ₀₀₅ =5.	OV , X1=10MHz (Internal 20MHz)	0.5(typ)	30		
	I _{CC3IDLE2}	IDLE2	V ₀₀₃ =3. 6V, X1=10MHz (Internal 20MHz)		90		
	I _{CC5 IDLE2}	Mode	V _{CCS} =5. 5V, X1=10MHz (Internal 20MHz)		10		
Operating Current	CCSIDLE	IDLE1	V ₀₀₃ =3. 6V, X1=10MHz (Internal 20MHz)		20	mA	
(Stand-by)	COSIDLEI	Mode	V _{CCS} =5. 5V, X1=10MHz (Internal 20MHz)		10	7	
	CCSSTOP	ST0P	V _{0C3} =3. 6V		300		
	COSSTOP	Mode	V _{CCS} =5. 5V		300	μΑ	
Stand by Valtage	V _{STB3}	V _{DD3} <	V _{DD5} .	2.5	3. 6	v	
Stand-by Voltage	V _{STB5}	V _{IHI} <v<sub>D</v<sub>	₀₅ , V _{IH2} <v<sub>DD5 , V_{IH3}<v<sub>DD5</v<sub></v<sub>	2.5	5. 5	"	
Pull-up Resistor	R _{RST}	RESET		60	220	KΩ	
Pin Capacitance	CIO	fc= 1 N	₩z		10	рF	
Schmitt Width	V _{TH}	INTO, Ī	MI, RESET	0.4	1.0(typ.)	٧	

^{*:} On condition that external bus don't operate

4.3 AC Characteristics

	Read	cvcle
--	------	-------

 $VCC3=3.3V\pm0.3V, VCC5=5.0V\pm10\%, TA=-40$ to $85^{\circ}C$

<u> Cycic</u>				CC-351 0.01.	1000 0.01	1070, 121	
No.	Parameter	Symbol	Min	Max	@20 M tz	@16 MH z	Unit
1	OSC period (X1/X2)	t _{ee}	100	125	100	125	ns
2	System Clock period (=T)	t_{lpha}	50	62.5	50	62.5	ns
3	CLKOUT1 Low Width	t_a	0. 5 × T-15		10	16	ns
4	CLKOUT1 High Width	\mathbf{t}_{0H}	0. 5 × T−15		10	16	ns
5-1	AO to A23 Valid → DO to D7 Input @OWAIT	t ₄0		2.0×T-50	50	75	ns
5-2	A0 to A23 Valid → D0 to D7 Input @1WAIT	t_{x_0}		3. 0 × T-50	100	138	ns
6-1	RD Fall → DO to D7 Input @ONAIT	t _{fD}		1.5×T- 4 5	30	49	ns
6-2	RD Fall → DO to D7 Input @1WAIT	t_{m}		2.5×T-45	80	111	ns
7-1	RD Low Width @OWAIT	t⊪	1.5×T-20		55	74	ns
7–2	RD Low Width @1WAIT	t _{er?}	2.5×T-20		105	136	ns
8	A0 to A23 Valid → RD Fall	t⊭	0.5×T-20		5	11	ns
9	RO Fall → CLK Fall	t,	0.5×T-20		5	11	ns
10	A0 to A23 Valid → D0 to D7 Hold	\mathbf{t}_{κ}	0		0	0	ns
11	RD Rise → DO to D7 Hold	t _{+F}	0		0	0	ns
12	A0 to A23 Valid → PORT Input	t _æ c		2. 0 × T-120	-20	5	ns
13	AO to A23 Valid → PORT Hold	t _{æ4}	2.0×T		100	125	ns
14	WAIT Set-up Time	t _{p.}	15		15	15	ns
15	WAIT Hold Time	t	5		5	5	ns

Write cycle

 $VCC3=3.3V\pm0.3V, VCC5=5.0V\pm10\%, TA=-40$ to 85 $^{\circ}C$

No.	Parameter	Symbol	Min	Max	@20 M Iz	@16 M Hz	Unit
1	OSC period (X1/X2)	t⊛	100	125	100	125	ns
2	System Clock period (=T)	t _{oo}	50	62. 5	50	62.5	ns
3	CLKOUT1 Low Width	$t_{\mathtt{i}}$	0. 5 × T-15		10	16	ns
4	CLKOUT1 High Width	t,	0. 5 × T-15		10	16	ns
5-1	DO to D7 Valid → WR Rise @OWAIT	t₀	1. 25 × T-35		28	43	ns
5-2	DO to D7 Valid → WR Rise @1WAIT	t_{∞}	2. 25 × T-35		78	106	ns
6-1	WR Low Width @OWAIT	t.,,	1.25×T-30		33	48	ns
6-2	WR Low Width @1WAIT	t _#	2. 25 × T-30		83	111	ns
7	A0 to A23 Valid → WR Fall	t₄	0.5×T-20		5	11	ns
8	WR Fall → CLK Fall	t _w	0. 5 × T-20		5	11	ns
9	WR Fall → A0 to A23 Hold	t _∗	0. 25×T-5		8	11	ns
10	WR Fall → D0 to D7 Hold	t _{ic}	0. 25×T−5		8	11	ns
11	AO to A23 Valid → PORT Output	txx		2.0×T+70	170	195	ns
12	WAIT Set-up Time	t. _n .	15		15	15	ns
13	WATT Hold Time	t ₊⊤	5		5	5	ns
14	RD Rise → DO to D7 Output	t_{ro}	1. 25 × T-35		20	26	ns

AC Condition

Output:

PO(D0 to D7). P4(A0 to A7). PD(A8 to A15). PM(A16 to A23). P70(RD). P71(WR)

High 2.0V. Low 0.8V. CL=50pF

Others

High 2.0V. Low 0.8V. CL=50pF

•Input :


P0(D0 to D7)

High 2.4V, Low 0.45V, CL=50pF

Others


High $0.8 \times VCC5$. Low $0.2 \times VCC5$

(1) Read cycle (0 wait)




Note : The phase relation between X1 input signal and the other signals is unsettled. The timing chart above is an example.

(2) Write cycle (0 wait)




Note: The phase relation between X1 input signal and the other signals is unsettled. The timing chart above is an example.

(3) Read cycle (1 wait)



(4) Write cycle (1 wait)



4.4 AD Conversion Characteristics

Symbol	Parameter	Min	Тур	MAX	U nit	
VREFH	Analog reference voltage(+)	VCC5-0. 2	VCC5	VCC5		
VREFL	Analog reference voltage(—)	VSS5	VSS5	VSS5		
AVCC	AD Converter Power Supply Voltage	VCC5-0. 2	VCC5	VCC5	٧	
AVSS	AD Converter Ground	VSS5	VSS5	VSS5		
AVIN	Analog Input Voltage	VREFL		VREFH		
l ref	Analog Current for analog reference voltage		0. 8	1. 2	mA	
E _T	Total error (Quantize error of ± 0.5 LSB is included)			±3.0	LSB	

4.5 Event Counter (TIO. TI4. TI8. TI9. TIA. TIB)

Parameter	Symbol	Variable		20MHz		16MHz		Unit
	Symbol	Min	Max	Min	Max	Min	Max	UIIIL
Clock Cycle	T _{VOK}	8T+100		500		600		ns
Clock Low Width	T _{vox∟}	4T+40		240		290		ns
Clock High Width	T _{VOXH}	4T+40		240		290		ns


4.6 Serial Channel Timing

(1) SCLK Input mode (I/O Interface mode)

Parameter	Symbol	Variable		20MHz		1 6MH z		Unit
	Syllidoi	Min	Max	Min	Max	Min	Max	UIIL
SCLK Cycle	T _{SCY}	16T		0.8		1.0		μs
Output Data → SQLK Rise	Toss	T _{SCY} /2-50		350		450		
SCLK Rise → Output Data Hold	T _{OHS}	T _{SCY} /2-100		300		400		ns
SCLK Rise → Input Data Hold	T _{HSR}	0		0		0		118
SCLK Rise → Input Data Valid	T _{SRO}		T _{SCY} /2-100		300		400	

(2) SCLK Output mode (1/0 Interface mode)

Parameter	Symbol	Variable		20MHz		16MHz		Unit
		Min	Max	Min	Max	Min	Max	Unit
SCLK Cycle (programmable)	T _{SCY}	16T	8192T	0.8	409. 6	1.0	512	μs
Output Data → SCLK Rise	T _{OSS}	T _{SCY} /2-150		250		350		
SCLK Rise → Output Data Hold	T _{OHS}	T _{SCY} /2-80		320		420		ns
SCLK Rise → Input Data Hold	T _{HSR}	0		0		0] 113
SCLK Rise → Input Data Valid	T _{SRO}		T _{SCY} /2-150		250		350	




4.7 Interrupt Operation

Parameter	Symbol	Varia	ble	20M	Hz	16	Unit	
rarameter	Symbol	Min	Max	Min	Max	Min	Max	UTIL
NMI, INTO Low Width	TINTAL	4 T		200		250		
NMI, INTO High Width	TINTAH	4 T		200		250] [
INT1~INT7 Low Width	TINTEL	8T +10 0		500		600		ns
INT1~INT7 High Width	TINTEH	8T+100		500		600		


4.8 Serial Expansion Interface

Cumbal	Dougnatou	Varia	able	20	Unit	
Symbol	Parameter	Min	Max	Min	Max	
Тсус	SECLK Cycle	2. 5T	4 T	125		ns
Tlead	SS fall → SECLK	2Т		100		ns
Tlag	SECLK → SS rise	2T		100		ns
TsckH	SECLK High Pulse Width	Tcyc/2-15		48		ns
TsckL	SECLK Low Pulse Width	Tcyc/2-15		48		ns
Tsu	Input Data Set-up	Tcyc/4		31		ns
Th	Input Data Hold	Tcyc/4		31		ns
Tv	Output Data Va		Tcyc/4		31	ns
Tho	Output Data H	0		0		ns


a) SEI Master (CPHA=0)




b) SEI Master (CPHA=1)



c) SEI Slave (CPHA=0)



d) SEI Slave (CPHA=1)



5. Table of special function registers (SFRs)

(SFR; Special Function Register)

The special function registers (SFRs) include the I/O ports and peripheradontrol registers allocated to the 1024 byte addresses from 000000H to 0003FFH.

- (1) I/O port
- (2) 8-bit Timer control
- (3) 16-bit Timer control
- (4) Serial Channel control
- (5) Serial Expansion Interface control
- (6) Interrupt control
- (7) DMA controller
- (8) Control register
- (9) A/D converter control
- (10) Memory controller
- (11)Serial Bus Interface control

Configuration of the table

Symbol	Name	Address	7	6	 5	4	3	2	1	0	1
											→ bit Symbol
											→ Read/Write
										 	→ Initial value after reset → Remarks

Explanations of symbols

R/W : Either read or write is possib

R : Only read is possible

W : Only write is possible

no RMW: Prohibit Read Modify Write

(Prohibit RES / SET / TSET / CHG / STCF / ANDCF / ORCF / XORCF etc.)

Table 5 I/O register address map

[1] Port:: 900/H1 type I/O

	500111 type 70
ADDRESS	NAME
0000H	P0
1H	(Reserved)
2H	POCR
3H	POFC
4H	(Reserved)
5H	(Reserved)
6H	(Reserved)
7H	(Reserved)
8H	(Reserved)
9H	(Reserved)
AH	(Reserved)
BH	(Reserved)
CH	(Reserved)
DH	(Reserved)
EH	(Reserved)
FH	(Reserved)

address	NAME
0010H	P4
11H	(Reserved)
12H	P4CR
13H	P4FC
14H	(Reserved)
15H	(Reserved)
16H	(Reserved)
17H	(Reserved)
18H	(Reserved)
19H	(Reserved)
1AH	(Reserved)
1BH	(Reserved)
10H	P7
1DH	(Reserved)
1EH	P7CR
1FH	P7FC

ADDRESS	NAME
0020H	(Reserved)
21H	(Reserved)
22H	(Reserved)
23H	(Reserved)
24H	(Reserved)
25H	(Reserved)
26H	(Reserved)
27H	(Reserved)
28H	(Reserved)
29H	(Reserved)
2AH	(Reserved)
2BH	(Reserved)
2CH	(Reserved)
2DH	(Reserved)
2EH	(Reserved)
2FH	(Reserved)

ADDRESS	NAME
0030H	PC
31H	(Reserved)
32H	PCCR
33H	POFC
3 4 H	PD
35H	(Reserved)
36H	PDCR
37H	PDFC
38H	(Reserved)
39H	(Reserved)
3 A H	(Reserved)
3BH	(Reserved)
3 C H	PF
3DH	(Reserved)
3EH	PFCR
3FH	PFFC

[2] SEI: 900/L1 type I/O

ADDRESS	NAME
0040H	PG
41H	(Reserved)
42H	(Reserved)
43H	(Reserved)
44 H	(Reserved)
45 H	(Reserved)
46 H	(Reserved)
47H	(Reserved)
48H	(Reserved)
49H	(Reserved)
4AH	(Reserved)
4BH	(Reserved)
4CH	(Reserved)
4DH	(Reserved)
4EH	(Reserved)
4 FH	(Reserved)

ADDRESS	NAME
0050H	(Reserved)
51H	(Reserved)
52H	(Reserved)
53H	(Reserved)
54H	PL
55H	(Reserved)
56H	(Reserved)
57H	(Reserved)
58H	PM
59H	PMODE
5 A H	PMCR
5BH	PMFC
5CH	PN
5DH	PNODE
5EH	PNOR
5FH	PNFC

_	
ADDRESS	NAME
0060H	SECRO .
61H	SESR0
62H	SEDRO
63H	(Reserved)
64H	SECR1
65H	SESR1
66H	SEDR1
67H	(Reserved)
68H	(Reserved)
69H	(Reserved)
6AH	(Reserved)
6BH	(Reserved)
6CH	(Reserved)
6DH	(Reserved)
6EH	(Reserved)
6FH	(Reserved)

ADDRESS	NAME
0070H	(Reserved)
71H	(Reserved)
72H	(Reserved)
73H	(Reserved)
74H	(Reserved)
75H	(Reserved)
76H	(Reserved)
77H	(Reserved)
78H	(Reserved)
79H	(Reserved)
7 A H	(Reserved)
7BH	(Reserved)
7CH	(Reserved)
7DH	(Reserved)
7EH	(Reserved)
7FH	(Reserved)

Note: Do not access the without allocated names.

[3] 8-bit Timer: 900/L1 type I/O

[၁] ဝ-ပ၊၊ ၊	inter. 900/Lityp	e v	<u> </u>	
ADDRESS	NAME		ADDRESS	NAME
0080H	TRUN01		0090H	TRUN45
81H	(Reserved)		91H	(Reserved)
82H	TREG0		92H	TREG4
83H	TREG1		93H	TREG5
84H	TMOD01		94H	TMOD45
85H	TFFCR1		95H	TFFCR5
86H	(Reserved)		96H	(Reserved)
87H	(Reserved)		97H	(Reserved)
88H	TRUN23		98H	TRUN67
89H	(Reserved)		99H	(Reserved)
HA8	TREG2		9AH	TREG6
8BH	TREG3		9BH	TREG7
8CH	TMOD23		9CH	TMOD67
8DH	TFFCR3		9DH	TFFCR7
8EH	(Reserved)		9EH	(Reserved)
8FH	(Reserved)		9FH	(Reserved)

[4] 16-bit Timer: 900/L1 type I/O

ADDRESS	NAME
00A0H	TRUN8
A1H	(Reserved)
A2H	TMOD8
A3H	TFFCR8
A4H	(Reserved)
A5H	(Reserved)
A6H	(Reserved)
A7H	(Reserved)
A8H	TREG8L
A9H	TREG8H
AAH	TREG9L
ABH	TREG9H
ACH	CAP8L
ADH	CAP8H
AEH	CAP9L
AFH	CAP9H

ADDRESS	NAME
00B0H	TRUNA
B1H	(Reserved)
B2H	TMODA
взн	TFFCRA
B4H	(Reserved)
B5H	(Reserved)
B6H	(Reserved)
B7H	(Reserved)
B8H	TREGAL
В9Н	TREGAH
BAH	TREGBL
BBH	TREGBH
BCH	CAPAL
BDH	CAPAH
BEH	CAPBL
BFH	CAPBH

[5] SIO: 900/L1 type I/O

ADDRESS	NAME
00C0H	SC0BUF
C1H	SC0CR
C2H	SCOMODO
C3H	BR0CR
C4H	BR0ADD
C5H	SC0MOD1
C6H	(Reserved)
C7H	(Reserved)
C8H	SC1BUF
C9H	SC1CR
CAH	SC1MOD0
CBH	BR1CR
CCH	BR1ADD
CDH	SC1MOD1
CEH	(Reserved)
CFH	(Reserved)

[6] INTC: 900/H1 type I/O

ADDRESS	NAME
00D0H	INTE12
D1H	INTE34
D2H	INTE56
D3H	INTE7
D4H	INTET01
D5H	INTET23
D6H	INTET45
D7H	INTET67
D8H	INTET89
D9H	INTETAB
DAH	INTETO8A
DBH	INTESO
DCH	INTES1
DDH	(Reserved)
DEH	(Reserved)
DFH	INTESEE0

ADDRESS	NAME
00E0H	INTESED0
E1H	INTESEE1
E2H	INTESED1
E3H	INTESB0
E4H	INTESB1
E5H	(Reserved)
E6H	(Reserved)
E7H	(Reserved)
E8H	(Reserved)
E9H	(Reserved)
EAH	(Reserved)
EBH	(Reserved)
ECH	(Reserved)
EDH	(Reserved)
EEH	(Reserved)
EFH	(Reserved)

NAME
INTE0AD
INTETC01
INTETC23
INTETC45
INTETC67
(Reserved)
IMC
INTNMWDT
INTCLR
(Reserved)

ADDRESS	NAME
0100H	DMA0V
101H	DMA1V
102H	DMA2V
103H	DMA3V
104H	DMA4V
105H	DMA5V
1 0 6H	DMA6V
107H	DMA7V
108H	DMAB
109H	DMAR
10 A H	CLKMOD
10BH	(Reserved)
10CH	(Reserved)
10DH	(Reserved)
10EH	(Reserved)
1 0F H	(Reserved)

[7] WDT: 900/L1 type I/O

[8] 10-bit ADC: 900/L1 type I/O

ADDRESS	NAME
0110H	WDMOD
111H	WDCR
112H	(Reserved)
113H	(Reserved)
114H	(Reserved)
115H	(Reserved)
116H	(Reserved)
117H	(Reserved)
118H	(Reserved)
119H	(Reserved)
11AH	(Reserved)
11BH	(Reserved)
11CH	(Reserved)
11DH	(Reserved)
11EH	(Reserved)
11FH	(Reserved)

ADDRESS	NAME
0120H	ADREG0L
121H	ADREG0H
122H	ADREG1L
123H	ADREG1H
12 4 H	ADREG2L
125H	ADREG2H
126H	ADREG3L
127H	ADREG3H
128H	ADREG4L
129H	ADREG4H
12AH	ADREG5L
12BH	ADREG5H
12CH	ADREG6L
12DH	ADREG6H
12EH	ADREG7L
12FH	ADREG7H

<u> </u>	
ADDRESS	NAME
0130H	ADREG8L
131H	ADREG8H
132H	ADREG9L
133H	ADREG9H
134H	ADREGAL
135H	ADREGAH
136H	ADREGBL
137H	ADREGBH
138H	ADMOD0
139H	ADMOD1
13AH	(Reserved)
13BH	(Reserved)
13CH	(Reserved)
13DH	(Reserved)
13EH	(Reserved)
13FH	(Reserved)

[9]MEMC: 900/H1 type I/O

TOSHIBA


L 3	
ADDRESS	NAME
0140H	(Reserved)
141H	(Reserved)
142H	(Reserved)
143H	(Reserved)
144H	(Reserved)
145H	(Reserved)
146H	(Reserved)
147H	(Reserved)
148H	BCSL
149H	BCSH
1 4AH	MAMR
1 4 BH	MSAR
1 4CH	(Reserved)
14DH	(Reserved)
14EH	(Reserved)
14FH	(Reserved)

ADDRESS	NAME
0150H	(Reserved)
151H	(Reserved)
152H	(Reserved)
153H	(Reserved)
154H	(Reserved)
155H	(Reserved)
156H	(Reserved)
157H	(Reserved)
158H	(Reserved)
159H	(Reserved)
15AH	(Reserved)
15BH	(Reserved)
15CH	(Reserved)
15DH	(Reserved)
15EH	(Reserved)
15FH	(Reserved)
	l

[10] SBI:900/L1 type I/O

ADDRESS	NAME
0160H	(Reserved)
161H	(Reserved)
162H	(Reserved)
163H	(Reserved)
164H	(Reserved)
165H	(Reserved)
166H	(Reserved)
167H	(Reserved)
168H	(Reserved)
169H	(Reserved)
16AH	(Reserved)
16BH	(Reserved)
16CH	(Reserved)
16DH	RAMCR
16EH	(Reserved)
16FH	(Reserved)

ADDRESS	NAME
0170H	SBIOCR1
171H	SBIODBR
172H	12C0AR
173H	SB10CR2/SB10SR
174H	SBIOBRO
175H	SBIOBR1
176H	(Reserved)
177H	(Reserved)
178H	SBI1CR1
179H	SBI1DBR
17AH	I2C1AR
17BH	SB11CR2/SB11SR
17CH	SBI1BR0
17DH	SBI1BR1
17EH	(Reserved)
17FH	(Reserved)



[

(1) I/O Port

Port0

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			P07	P06	P05	P04	P03	P02	P01	P00
P0	PORTO	00Н				R	/W		•	
ru	Register	- Wn	0	0	0	0	0	0	0	0
						Input,	Output		•	
	DODTO	PORTO 02H	P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
DOOD	1 1		W							
POOR	Control Register		0	0	0	0	0	0	0	0
	negister	(no RMW)				0:Input	1:Output		•	
	DODTO		-	-	-	-	-	-	-	P0F
POFC	PORTO	03H								W
ruru	Function		-	-	-	-	-	_	-	0
	Register	(no RMW)	0:PORT 1:Data Bus (D7~D0)							

Port4

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			P47	P46	P45	P44	P43	P42	P41	P40
P4	PORT4	10H				R	/W			
P4	Register	IUn	0	0	0	0	0	0	0	0
						Input/	Output			
	PORT4		P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C
DAMD		12H					N			
P40R	Control Register		0	0	0	0	0	0	0	0
	Register	(no RMW)				0:Input	1:Output			
			P47F	P46F	P45F	P44F	P43F	P42F	P41F	P40F
	PORT4						H		·	
P4FC	Function	13H	0	0	0	0	0	0	0	0
	Register		0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT
		(no RMM)	1:A7	1:A6	1:A5	1: A 4	1:A3	1:A2	1:A1	1:A0

P4CR	P4FC	P47	P46	P45	P44	P43	P42	P41	P40	
0	0				Input	Port				
1	0		Output Port							
1	1				(Rese	rved)		·		
0	1				A7	9				

Port7

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0		
			-	-	P75	P74	P73	P72	P71	P70		
P 7	PORT7	10H					R	/W				
F7	Register	l lun	_	•	0	1	1	1	1	1		
1							Input/	Output				
	PORT7		_	-	P75C	P74C	P73C	P72C	P71C	P70C		
P7CR	Control	184					1	W				
P/GR	Register		-	-	0	1	1	1	1	1		
	register	(no RMW)					0: Input	1:Output				
			-	-	P75F	P74F	P73F	P72F	P71F	P70F		
	PORT7							W				
P7FC	Function	1FH	_	-	0	0	0	0	0/1	0/1		
	Register				0:PORT	0:PORT	0: <u>Po</u> rt	0:PORT	0:PORT	0 <u>:Po</u> rt		
		(no RMW)			1:WAIT	1:CLKOUT2	1:03		1:WR	1:RD		

PortC

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			-	-	PC5	PC4	PC3	PC2	PC1	P00
PC	PORTC	30H					R	/W		
PC	Register	Sun	-	-	0	0	0	0	0	0
							Input,	Output		
	PORTC		_	_	PC5C	PC4C	PC3C	PC2C	PC1C	PCOC
PCCR	Control	32H					•	W		- '
Pour	Register		-	_	0	0	0	0	0	0
	Megister	(no RMM)					0: Input	1:Output	0 PC10	
			-	-	PC5F	PC4F	PC3F	PC2F	PC1F	PCOF
	PORTC							W		
PCFC	Function	33H	_	_	0	0	0	0	0	0
ruru	Register				0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT
	Legister	(no RMM)			INT4	1:T05	INT3	INT2	1:T01	INT1
					1:T07		1:TI4	1:T03		1:TI0

PortD

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
PD	PORTD	34H				R	/W			
Γυ	Register	3411	0	0	0	0	0	0	0	0
	L					Input/	Output			
	PORTD		PD7C	PD6C	PD5C	PD4C	PD3C	PD2C	PD1C	PD0C
PDCR	Control	36H	W							
I DON	Register		0	0	0	0	0	0	0	0
	Negrotei	(no RMM)				0: Input	1:Output			
			PD7F	PD6F	PD5F	, PD4F	PD3F	PD2F	PD1F	PD0F
							W			
	PORTD	37H	0	0	0	0	0	0	0	0
PDFC	Function		0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT
	Register	(no RMW)	1:T0B	1:T0A	1:TIB	INT7	1:T09	1:108	INT6	INT5
			A15	A14	A13	1:TIA	A11	A10	1:TI9	1:TI8
						A12			A9	A8

PDOR	PDFC	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0			
0	0	Input Port	Input Port	Input Port	Input Port	Input Port	Input Port	Input Port	Input Port			
				TIB	TIA			T19	TI8			
					INT7			INT6	INT5			
1	0		Output Port									
. 1	1	TOB	TOA	TIB	TIA INT7	T09	T08	T19 INT6	T18 INT5			
0	1	A15	A14	A13	A12	A11	A10	A 9	A8			

PortF

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
PF	PORTF	30H		•		R	/W			
l r	Register	JUIT	0	0	0	0	0	0	0	0
						Input,	Output		· · · · · · · · · · · · · · · · · · ·	
	PORTF		PF7C	PF6C	PF5C	PF4C	PF3C	PF2C	PF1C	PF0C
PFCR	Control	3EH					W			
rrun	Register	:	0	0	0	0	0	0	0	0
	INGE IS LEI	(no RMW)				0:Input	1:Output		0	
			PF7F	PF6F	PF5F	PF4F	PF3F	PF2F	PF1F	PF0F
	PORTE						W			
PFFC	Function	3FH	0	0	0	0	0	0	0	0
""	1		0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT
	Register	(no RMW)	Note)	Note)	1:CTS1	1:RXD1	1:TXD1	1:CTSO	1:RXD0	1:TXD0
			Fix to 0.	Fix to 0.	SCLK1			SCLKO		

PFOR	PFFC	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
0	0	Input Port			input Port RXD1	Input Port	Input Port <u>SCLK</u> O CTSO	Input Port RXD0	Input Port
1	0		Output Port						
1	1	Don't use	Don't use	SCLK1		TXD1	SCLKO		TXD0
0	1	this setting	this setting	Don't use this setting	RXD1	Open Drain output	Don't use this setting	RXD0	Open Drain output

PortG

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
	PORTG 40H		PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0
PG		40H	R							
	Register					In	out			

PortL

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
	DODT		-	_	-	-	PL3	PL2	PL1	PL0
PL	PORTL	54H						1	R	
	Register		_	_	-	-		In	purt	

Por t**M**

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			PM7	PM6	PM5	PM4	PM3	PM2	PM1	PMO
PM	PORTM	58H				R	/W		•	
r m	Register	JOH	0	0	0	0	0	0	0	0
						Input,	/Output			
			ODEN7	ODEM6	ODEM5		ODEN3	ODEM2	ODEM1	_
				R/W				R/W		
	PORTM		0	0	0	-	0	0	0	_
PWODE	Open Drain	59H	PM7	PM6	PM5		PM3	PM2	PM1	
TINODE	Enable	OUIT	output	output	output		output	output	output	
	Register		0:CMOS	0:CMOS	0:CMOS		0:CMOS	0:CMOS	0:CMOS	İ
			1∶0pen	1:0pen	1:0pen		1:0pen	1:0pen	1:0pen	
			Drain	Drain	Drain		Drain	Drain	Drain	
	PORTM		PM7C	PM6C	PM5C	PM4C	PM3C	PM2C	PM1C	PMOC
PMCR	Control	5 A H					W			
THAI	Register		0	0	0	0	0	0	0	0
	Neg 13 Lei	(no RMW)				0:Input	1:Output			
			PM7F	PM6F	PM5F	PM4F	PM3F	PM2F	PM1F	PMOF
	PORTM						W			
PMFC	Function	5 B H	0	0	0	0	0	0	0	0
rm-U	Register		0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT
	VeR 19 rei	(no RMW)	1:SECLK1	1:MIS01	1:MOSI1	1:331	1:SECLKO	1:MIS00	1:MOS10	1:SS0
			A23	A22	A21	A20	A19	A18	A17	A16

PMCR	PMFC	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PMO
0	0	Input Port SECLK1	Input Port MISO1	Input Port MOSI1	Input Port SS1	input Port SECLKO	Input Port Misoo	Input Port MOSIO	Input Port \$\$0
1	0				Outpur	t Port			
1	1	SEOLK1	MIS01	MOSI1	<u>ss</u> 1	SECLKO	MISOO	MOS10	<u>sso</u>
0	1	A23	A22	A21	A20	A19	A18	A17	A16

PortN

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			-	_	PN5	PN4	PN3	PN2	PN1	PNO
PN	PORTN	FOU					R	/W	·	
M	Register	50H	-	-	0	0	0	0	0	0
	1						Input/	Output		
				-	ODEN5	ODEN4	-	ODEN2	ODEN1	
					R	/₩		R	/W	
	PORTN		-	-	0	0	-	0	0	-
PNODE	Open Drain	50H			PN5	PN4		PN2	PN1	
111000	Enable	35 11			output	output		output	output	
	Register				0:CMOS	0:CMOS		0:CMOS	0:CMOS	
					1:Open	1:0pen		1:Open	1:0pen	
					Drain	Drain		Drain	Drain	
	PORTN		-	_	PN5C	PN4C	PN3C	PN2C	PN1C	PNOC
PNOR	Control	5⊞1						M		
FINAN	Register		_	-	0	0	0	0	0	0
	Negrotei	(no RMW)					0: Input	1:Output		
			_		PN5F	PN4F	PN3F	PN2F	PN1F	PNOF
	рорты							N		
PNFC	PORTN Function	5FH	-	-	0	0	0	0	0	0
i Ne C	Register				0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT
	VERIPEE	(no RMM)			1:SI1	1:801	1:SCLK1	1:810	1:S00	1:SCKO
					SOL1	SDA1		SOL0	SDAO	

PNCR	PNFC	PN5	PN4	PN3	PN2	PN1	PNO
0	0	Input Port SI1/SOL1	Input Port SDA1	Input Port SCK1	Input Port S10/SCLO		Input Port SCKO
1	0	Output Port	Output Port	Output Port	Output Port	Output Port	Output Port
1	1	SCL1	SO1/SDA1	SOK1	SCL0	SOO/SDAO	SCK0
0	1		(res	erved)			

(2) 8-bit Timer

8-Bit Timer 01, 23, 45, 67

	limer Ol,									
Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			TORDE		-	-	12T01	T01PRUN	T1RUN	TORUN
	8bit		R/W				R/W		R/W	
TDI BIO4	Timer01	2011	0	-	-	-	0	0	0	0
TRUN01	Run	80H	Double				IDLE2	1	dun/Stop Contro	l
	Register		Buffer				0 Stop	0:Stop & Cle		
			0:Disable 1:Enable				1:Operate	1:Run (Count	: up)	
			1.Liable					<u> </u>		
TREGO	8Bit Timer	82H					₩		***************************************	
IIILUO	Register O	(no RMW)					". fined		***************************************	
						Orkio	-			
TREG1	8Bit Timer	83H					*			
	Register 1	(no RMM)				Unde	fined			
			TO1M1	TO1MO	PWMO1	PWMO0	T1CLK1	T1CLK0	TOCLK1	TOCLKO
	00.1			wateners war a rababit trict the trian or the		R	/W			** **(*(#1#1-#61-#1-#1-#1-#1-#1-#1-#1-#1-#1-#1-#1-#1-#1
	8Bit		0	0	0	0	0	0	0	0
TMOD01	TimerO, 1 Source CLK	84H	Operate mode		PWM cycle		Timer1 sourc	e clock	Timer0 source	clock
Imotori	& MODE	(no RMM)	00:8bit Timer		00:reserved		00:TOTRG		00:TI0	
	Register		01:16bit Time	r	01:26 - 1		01: φT1		01 : φT1	
			10:8bit PPG		10:2 - 1		10: ΦΤ16		10: φT4	
	,		11:8bit PWM _		11:2° – 1	_	11: φT256 TFF1C1	TFF100	11: φT16 TFF1 IE	TFF1 IS
			-		<u> </u>			<u> IFFIΩ</u> */₩	IFFI IE	
	Timer1		_		_		1	/π 1 1	0	0
TFF0R1	Flip-Floop	85H					00: Invert TF	<u> </u>	TFF1 Invert	TFF1 Invert
	Control	(no RMW)					01:Set TFF1	11	0:Disable	0:Timer0
	Register						10:Clear TFF	1	1:Enable	1:Timer1
							11:Don't car	e		
			T2RDE	-	_	_	12T23	T23PRUN	T3RUN	T2RUN
	8bit		R/W				R/W		R/W	,
TO \$100	Timer23		0	_	_	_	0	0	0	0
TRUN23	Run	88H	Double				IDLE2	1	iun/Stop Contro	
	Register		Buffer				0:Stop 1:Operate	0:Stop & Cle 1:Run (Count		
			0:Disable 1:Enable				1.uperate	1 - Nun (count	. up)	
			7.8.6510		1			L		
TREG2	8Bit Timer	8AH					W	***************************************	THE RESERVE OF THE PERSON OF T	
	Register 2	(no RMW)	***************************************			Unde	fined			
	on::	op.								
TREG3	8Bit Timer Register 3	88H (noRMM)					¥			
	NOBIOLEI O	(IIO (VIIII)			,		fined			
		· —	T23M1	T23M0	PWM21	PWM20	T3CLK1	T3CLK0	T2CLK1	T2CLKO
	8Bit		ļ		T	COLUMN DESCRIPTION OF THE PROPERTY OF THE PROP	/NH	1 ^	Υ	
	Timer2, 3	00n	0	0	0	0	0 Timer3 source	0	0 Timer2 source	0
TMOD23	Source CLK	8CH (no RMW)	Operate mode 00:8bit Timer		PWM cycle 00:reserved		00:T2TRG	C GIOCK	00:reserved	5 GTOOK
	& MODE	(10 1000)	01:16bit Time		01:25 - 1		01: φT1		01: φT1	
	Register		10:8bit PPG		10:2 - 1		10: φT16		10: φT4	
			11:8bit PWM		11:2° - 1		11: φ Τ256		11: φT16	
			-	-		_	TFF3C1	TFF300	TFF31E	TFF31S
	Timer3						R	:/W		/W
	Flip-Flop	8DH	-	-	-	-	1	1	0	0
TFFCR3	Control	(no RMM)					00: Invert TF	F3	TFF3 Invert	TFF3
	Register						01:Set TFF3	· o	0:Disable	Invert
	1						10:Clear TFF 11:Don't Care		1:Enable	0:Timer2 1:Timer3
	L						I II DOIL DATE			r · r inici S

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
		755.250	T4RDE		_	-	12T45	T45PRUN	T5RUN	T4RUN
			R/W				R/W		R/W	
	8bit		0	-	_	_	0	0	0	0
Trun45	Timer45	90H	Double				IDLE2		un/Stop Contro	
	Run Register		Buffer				0:Stop	0:Stop & Cle		•
	negi stei		0:Disable				1:Operate	1:Run (Count		
			1:Enable						•	
	8Bit Timer	92H					-			
TREG4	Register 4	(no RMW)					¥			
						Unde	efined			
TREG5	8Bit Timer	93H					<u>-</u>			
INECO	Register 5	(no RMW)					π efined			
			T45M1	T45M0	PWM41	PWM40	T5CLK1	T5CLK0	T4CLK1	T4CLK0
			17001	1-TORIO	1100011		R/W	1 TOOLING	1 TOLKI	140010
	8Bit		0	0	0	0	0	0	0	0
TMOD45	Timer4.5 Source CLK	94H	Operate mode		PWM cycle		Timer5 sourc	e clock	Timer4 source	e clock
1110010	& MODE	(no RMW)	00:8bit Timer		00:reserved		OO:T4TRG		00:TI4	
	Register		01∶16bit Time	er	01:26 - 1		01: φT1		01 : φ Τ1	
			10:8bit PPG		10:2" - 1		10: Ø116		10: φ14	
			11:8bit PWW		11:2° – 1	_	11: φT256 TFF5C1	TFF500	11: φT16 TFF51E	TFF51S
			_		_		<u>. </u>	/W	R,	
	Timer5			_	_		1	1	0	0
TFFCR5	Flip-Flop	95H					00: Invert TF		TFF5 Invert	TFF5 Invert
	Control	(no RMW)					01 Set TFF5		0:Disable	0:Timer4
	Register						10:Clear TFF	5	1:Enable	1:Timer5
							11:Don't care			
			T6RDE	-	-	-	12167	T67PRUN	T7RUN	TERUN
	8bit		R/W				R/W		R/W	
TRUN67	Timer67	98H	0	-			0	0	0	0
TRUNO/	Run	3ON	Double				IDLE2 0:Stop	Stort Timer N	un/Stop Contro	l
	Register		Buffer 0:Disable		1		1:Operate	1:Run (Count		
			1:Enable				1. operace	1 - Hall (Occine	. чф/	
	anii ei						-	<u> </u>		
TREG6	8Bit Timer Register 6	9AH (no RMW)					W			
	negrater 0	(IN NAME)				Unde	efined			
	8Bit Timer	9BH								
TREG7	Register 7	(no RMW)				11. 1	W Final			
			T67M1	T67M0	PWM61	PWM60	efined T7CLK1	T7QLK0	T6CLK1	T6QLK0
	 		IV/ml	(U/MU	I I I I I I I I I I I I I I I I I I I] 170EKI R/W	170010	, out (
	8Bit Timer6.7		0	0	0	0	0	0	0	0
TM0067	Source CLK	9CH	Operate mode		PWM cycle		Timer7 sourc	e clock	Timer6 source	e clock
1110007	& MODE	(no RMM)	00:8bit Timer		00:reserved		OO: T6TRG		00:reserved	
	Register		01:16bit Time	er	01:26 - 1		01: φT1		01 : φT1	
			10:8bit PPG 11:8bit PWM		10:2 ⁷ - 1 11:2 ⁸ - 1		10: φT16 11: φT256		10: φT4 11: φT16	
	 		11.001L F1m	_	-	_	ΤFF7C1	TFF700	TFF71E	TFF71S
								2/W	-	/W
	Timer7	0511	-	-	-	-	1	1	0	0
TFFCR7	Flip-Flap Control	9DH (no RMW)					00: Invert TF	F7	TFF7 Invert	TFF7
	Register	(INC INMIN)	1				01:Set TFF7		0:Disable	Invert
							10:Clear TFF		1:Enable	0:Timer6
I	I	I	I				11:Don't Care	-	l	1:Timer7

(3)16-bit Timer 16-Bit Timer 8, A

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			T8RDE	-	-	-	1218	T8PRUN	-	T8RUN
			R/W	· · · · · · · · · · · · · · · · · · ·			R/W	R/W		R/W
	16bit		0	0	_	_	0	0		0
trun8	Timer8	AOH	Double	Fix to "0"			IDLE2	16bit Timer	Run/Stop Conf	<u> </u>
	Run Register		Buffer	, , , , , ,			0:Stop	0:Stop & Cl		
	registei		0:Disable				1:Operate	1 Run (Coun		
			1:Enable							
			CAP9T9	EQ9T9	CAP8 IN	CAP89M1	CAP89MO	T8CLE	T8CLK1	T8CLKO
	16bit		R,	/W	W			R/\		
	Timer8		0	0	1	0	0	0	0	0
TMOD8	Source CLK	A2H	TFF9 inver	t trigger	0:Soft	Capture	10:TI81 TI	8 [Source	10: φ Τ4
114000	& Mode		0: Disable		Capture	Timing	11:TFF1 f	TFF1 [Clock	11∶ φ Τ16
	Register		1: Enable		1:Don't	00:disable	1:UC8		00:TI8	
					care	01:TI81	Clear		01: φT1	
						T191	Enable			
			TFF9C1	TFF9CO	CAP9T8	CAP8T8	EQ9T8	EQ8T8	TFF8C1	TFF800
	16Bit		١		<u> </u>		/W		 	<u> </u>
	Timer8		1	1	0	0	0	0	1	1
TFFCR8	Flip-Floop	A3H	00: Invert		TFF8 inver				00: Invert	
	Control		01:Set TFF		0:Disable				01:Set TFF	
	Register		10:Clear T		1: Enable				10:Clear I	
			11:Don't Ca	re					11 Don't Ca	re
	16Bit Timer	A8H								
TREG8L	Register 8	(no RMW)			-		₩			
	Low	(NO Family				Unde	fined			
	16Bit Timer	A9H					_			
TREG8H	Register 8	(no RMW)					¥			
	High	(no rum)				Unde	fined			
	16Bit Timer	AAH		,			_			
TREC9L	Register 9	(no RMW)				١	W			
	Low	(NO Tallity				Unde	fined			
	16Bit Timer	ABH					-			
TREG9H	Register 9	(no RMW)					₩			
	High	(IK) IWIII)				Unde	fined			
-	Capture					-				
CAP8L	Register 8	ACH					R			
	Low					Unde	fined			
	Capture						_			
CAP8H	Register 8]	ADH					R			
	High					Unde	fined			
	Capture						_			
CAP9L	Register 9	AEH					R			
	Low					Unde	fined			
	Capture									
CAP9H	Register 9	AFH					R			
	High					Unde	fined			,
L	_					2.740				

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
-,			TARDE	-	-	-	12TA	TAPRUN	-	TARUN
	16bit		R/W				R/W	R/W	<u> </u>	R/W
	TimerA		0	0	_	-	0	0	-	0
truna	Run	BOH	Double	Fix to "0"		*	IDLE2	16bit Timer	Run/Stop Con	trol
	Register		Buffer				0:Stop	0:Stop & Cle	ear	
	Register		0:Disable				1:Operate	1:Run (Count	tup)	
			1:Enable						· · · · · · · · · · · · · · · · · · ·	
	·		CAPBTB	EQBTB	CAPAIN	CAPABN1	CAPABNO	TACLE	TACLK1	TACLKO
	16bit		0	/W 0	₩ ,	0	0	R/W 0	0	0
	TimerA		i		0:Soft	·	Timing	1:UCA		Clock
TMODA	Source CLK	B2H	TFFB inve	rt trigger isable	Capture		sable	Clear		TIA
	& Mode		1: E		1:Don't	01:TIA 1		Enable	01:	
	Register		1. U	IAD I C	care	10:TIA 1	TIA			φ Τ4
							↑ TFF1 ↓			⊅T16
			TFFBC1	TFFB00	CAPBTA	CAPATA	EQBTA	EQATA	TFFAC1	TFFACO
	16Bit		<u> </u>			1	/W			N .
TETODA	TimerA	5011	1 00.1	1	0	0	0	0	1 00.1	1 1
TFFCRA	Flip-Flop	ВЗН	00: Invert				rt trigger		00: Invert	
	Control Register		01:Set TFI 10:Clear	_			isable nable		01:Set TF 10:Clear	
	Register		10: Crear 11: Don't C			1. 0	Mable		11:Don't 0	
	16Bit		11-DOIL 0	ar c		-	_		11-Doile	ai C
	Timer	B8H		···		1				
TREGAL	Register A	(no RMW)					fined			
	Low									
	16Bit						-			
TREGAH	Timer	B9H				1	Y			
INECAN	Register A	(no RMW)				Unde	fined			
	High									
	168it						-			
TREGEL	Timer	BAH					<u> </u>			
	Register B	(no RMW)				Unde	fined			
	Low									
	16Bit Timer	Des					<u>-</u> H			
TREGEH	Register B	BBH (noRMW)					fined			
	Register b	(IIO NWIII/				unde	IIIEU			
	Capture									
CAPAL	Register A	ВСН				· · · · · · · · · · · · · · · · · · ·	R			
WE /L	Low	5011					fined			
	Capture						-			
CAPAH	Register A	BDH					R			
	High				_	Unde	fined			
	Capture						-			
CAPBL	Register B	BEH					R			
	Low					Unde	fined			
	Capture						-			
CAPBH	Register B	BFH					R			
	High	L				Unde	fined			

(4) Serial Channels

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
000015	Serial Channel 0		R87 TB7	RB6 TB6	RB5 TB5	RB4 TB4	RB3 TB3	RB2 TB2	RB1 TB1	RBO TBO
SCOBUF	Buffer	СОН			R	(Receiving) /	W(Transmissio	n)	•	
	Register					Unde	fined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	l		R	R,	/\ \	R (Cle	ear 0 after re	ading)	R,	/W .
	Serial		0	0	0	0	0	0	0	0
SCOOR	Channel 0	C1H	Receive	Parity	Parity		1 Error		0:SCLKO †	0: Baud
	Control		data	0:0dd	0:Disable	Overrun	Parity	Framing	1:SCLKO L	Rate
	Register		bit 8	1:Even	1∶Enable		""			Generator 1:SCLKO
										Pin Input
			TB8	CTSE	RXE	WU	SM1	SMO	SC1	SCO
						R	:/\W			
	Serial		0	0	0	0	0	0	0	0
SCOMODO	Channel 0	C2H	Trans-	0:CTS	0:Receive	Wake up	00:1/0 Inter	rface Mode	00:TimerTOTE	₹G
	Mode 0		mission	Disable	Disable	0:Disable	01:7bit UAR		01:Baud Rate	
	Register		data bit 8	1:CTS	1:Receive	1:Enable	10:8bit UAR		10: Internal	
				Enable	Enable		11:9bit UAR	i Mode.	11:External (SCLKO In	
				BROADDE	BROCK1	BROCKO	BR0S3	BROS2	BR0S1	BROS0
	Serial						R/W			
	Channel 0		0	0	0	0	0	0	0	0
BROCR	Baud Rate	C3H	Fix to "0"	(16 -1 0/16	1	Φ Τ0	S		ency divisor 1	V
	Control			divided		φT2		0 1	to F	
	Register			0:Disable 1:Enable		φ T 8 φT32				
	Serial		_	1.LIKADIE	- 11.	ψ132 _	BROK3	BROK2	BROK1	BROKO
	Channel 0						Broko		/\#	Broke
BROADD	K setting	C4H	_		-	_	0	0	0	0
	Register						Set th	ne frequency	divisor "K" (1	to F)
			1280	FDPX0	-	-	_	_	_	_
	Serial		R/W	R/W						
SCOMOD1	Channel 0	СБН	0	0	-	-	-	-	-	_
SCUMUUI	Mode 1	U⊃H	1DLE2	1/0 interface						
	Register		0:Stap	mode 1:Full duplex						
			1:Operate	0:Halfoluplex		L.,			L	

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO
SC1BUF	Channel 1	C8H	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TBO
SUIDUF	Buffer	Losn			R	(Receiving) /	₩(Transmissio	n)		
	Register				-	Unde	fined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	100
	1		R	R,	/W	R (Cle	ear 0 after re	ading)	R.	∕₩
	Serial		0	0	0	0	0	0	0	0
SC10R	Channel 1	C9H	Receive	Parity	Parity		1:Error		0:SCLK1 1	0: Baud
	Control		data	0:0dd	0:Disable	Overrun	Parity	Framing	1:SCLK1 L	Rate
	Register		bit 8	1∶Even	1∶Enable	Overrain	l'aire,	110		Generator
										1:SCLK1
										Pin Input
			TB8	CTSE	RXE	WU	SM1	SMO	SC1	900
	Serial	l					/W			
	Channel 1		0	0	0	0	0	0	0	0
SC1MODO		CAH	Trans-	O:CTS	0 Receive	Wake up	00:1/0 Inter		00:TimerTOTF	
	Mode 0		mission	Disable	Disable	0:Disable	01:7bit UAR		01 Baud Rate	
	Register		data bit 8	1:CTS	1:Receive	1:Enable	10:8bit UAR1		10: Internal	•
				Enable	Enable		11:9bit WAR	Mode	11:External (SCLK1 In	
			_	BR1ADDE	BR1CK1	BR1CKO	BR1S3	BR1S2	BR1S1	BR1S0
	Serial			DIVIADUE	DICIONI	DICTORU	R/W	DRISZ	DNIOI	DRISU
	Channel 1		0	0	0	0	0	0	0	0
BR10R	Baud Rate	СВН	Fix to "0"	(16-K)/16		<u>υ</u> σ ΤΟ	<u> </u>	<u> </u>	ncv divisor "l	_
2	Control	"	rix to 0	divided		φT2	l °	· · ·	incy divisor i to F	1
	Register			0:Disable		φ12 φ18		0 .	<i>.</i> .	
	Nogrocor			1:Enable		φ132				
	Serial		-	_	-	_	BR1K3	BR1K2	BR1K1	BR1K0
	Channel 1							R	/\\	
BR1ADD	K setting	ссн	_	-	-	-	0	0	0	0
	Register						Set th	ne frequency	divisor "K" (1	to F>
			1281	FDPX1		-	-	-	-	-
	Serial		R/W	R/₩						
SC1MOD1	Channel 1	СОН	0	0	-		-	-	-	
COMICO	Mode 1	Vizi	IDLE2	1/0 interface						
	Register		0:Stop	mode 1:Full duplex						
			1:Operate	0:HalfoLuplex						

(5) Serial Expansion Interface (SEI)

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			MODE	SEE	BOS	MSTR	CPOL	CPHA	SER1	SERO
			W				R/W	'	'	
	SEI		0	0	0	0	0	1	0	0
SECIRO	Control	60H	SE10 MODF	SEI System	Bit Order	Master	Clock	Clock	SEI Transfer	Rate Select
	Register 0		Detection	Enable	Select bit	Select bit	Polarity	Phase	00:divided b	-
			0:Enable	0:Stop	0:MSB	0:Slave	Select bit	Select bit	01 divided b	-
		l	1:Disable	1:Run	1:LSB	1:Master	0:"H" level		10 divided b	•
		<u> </u>	SEF	WCOL	SOVF	NODF	I. L. IEVEI	_		TNSE
				L	?	1 11001				R/W
			0	0	0	0	-	-	_	0
			SEI	WCOL Flag	SOVF Flag	MODF Flag				SEI Mode
			Transfer	1:Error	(Slave)	(Master)				Select
	-	ŀ	0:busy or		1:Error	1:Error				0:Compatibi lity Mode
			Stop							1:Micro DMA
OCODO	SEI Status		1 : End							Mode
SESR0	Register 0	61H	-	₩COL_	SOVF	MODE	TSRC	TSTC	TASM	TIMISE
						R			R,	
				0 WOOLEIGE	ONE Flor	0 MODE Flor	0	0 SEI	0 Auto Shift	0 SEI Mode
				WCOL Flag 1:Error	SOVF Flag (Slave)	MOOF Flag (Master)	SEI Receive	Transfer	Enable	Select
				1.610	1:Error	1:Error	1:End	1:End	(Master)	0:Compatibi
									ints e 0	lity Mode 1:Micro DMA
			İ						Mask	Mode
							2772	0700	(Slave)	OFFIC
	051 0.4		SED7	SED6	SED5	SED4	SED3	SED2	SED1	SED0
SEDRO	SEI Data Register O	62H	0	0	0	0 K	/W 0	0	0	0
	I LERIPLE O					1 V	, ,	1 0		
	1			1		Transfer/R	eceive Data			
			MODE	SEE	BOS	Transfer/R	eceive Data CPOL	CPHA	SER1	SERO
			MODE W	SEE	BOS			CPHA	SER1	SERO
				SEE 0	B0S 0		CPOL.	CPHA 1	SER1	SERO 0
SECR1	SEI	64H	W			MSTR	CPOL R/W		0	
SEOR1	SEI Control	64H	0 SEI1 MODF Detection	0 SEI System Enable	0 Bit Order Select bit	0 Master Select bit	CPOL R/W O Clock Polarity	1 Clock Phase	0 SEITransfer 00:divided b	0 Rate Select
SECRI	SEI	64H	0 SEII MODF Detection 0:Enable	0 SEI System Enable 0:Stop	0 Bit Order Select bit O:MSB	0 Master Select bit 0:Slave	R/W 0 Clock Polarity Select bit	1 Clock	0 SEI Transfer 00:divided k	0 Rate Select by 2 by 4
SEOR1	SEI Control	64H	0 SEI1 MODF Detection	0 SEI System Enable	0 Bit Order Select bit	0 Master Select bit	CPOL R/W 0 Clock Polarity Select bit 0:"H" level	1 Clock Phase	0 SEI Transfer 00:divided k 01:divided k 10:divided k	0 Rate Select by 2 by 4 by 8
SECRI	SEI Control	64H	0 SEI1 MODF Detection 0:Enable 1:Disable	0 SEI System Enable 0:Stop 1:Run	0 Bit Order Select bit 0:MSB 1:LSB	0 Master Select bit 0:Slave 1:Master	R/W 0 Clock Polarity Select bit	1 Clock Phase	0 SEI Transfer 00:divided k	0 Rate Select by 2 by 4 by 8 by 32
SEOR1	SEI Control	64H	0 SEII MODF Detection 0:Enable	0 SEI System Enable 0:Stop 1:Run	0 Bit Order Select bit O:MSB	0 Master Select bit 0:Slave	CPOL R/W 0 Clock Polarity Select bit 0:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 01:divided k 10:divided k	0 Rate Select by 2 by 4 by 8
SEOR1	SEI Control	64H	0 SEI1 MODF Detection 0:Enable 1:Disable	0 SEI System Enable 0:Stop 1:Run	0 Bit Order Select bit O:MSB 1:LSB	0 Master Select bit 0:Slave 1:Master	CPOL R/W 0 Clock Polarity Select bit 0:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 01:divided k 10:divided k	Rate Select by 2 by 4 by 8 by 32
SEOR1	SEI Control	64H	W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF	0 SEI System Enable 0:Stop 1:Run WCOL	0 Bit Order Select bit O:MSB 1:LSB SOVF	MSTR 0 Master Select bit 0:Slave 1:Master	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 01:divided k 10:divided k	O Rate Select by 2 by 4 by 8 by 32 TNISE R/W O SEI Mode
SEOR1	SEI Control	64H	W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer	0 SEI System Enable 0:Stop 1:Run WCOL	0 Bit Order Select bit 0:MSB 1:LSB SOVF R 0 SOVF Flag (Slave)	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master)	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 01:divided k 10:divided k	O Rate Select by 2 by 4 by 8 by 32 TMSE R/W O SEI Mode Select
SEOR1	SEI Control	64H	W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag	0 Bit Order Select bit 0:MSB 1:LSB SOVF	MSTR 0 Master Select bit 0:Slave 1:Master MODF	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 01:divided k 10:divided k	O Rate Select by 2 by 4 by 8 by 32 TNISE R/W O SEI Mode
SEOR1	SEI Control	64H	W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag	0 Bit Order Select bit 0:MSB 1:LSB SOVF R 0 SOVF Flag (Slave)	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master)	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 01:divided k 10:divided k	O Rate Select Dy 2 Dy 4 Dy 8 Dy 32 TMSE R/W O SEI Mode Select O:Compatibi lity Mode LiNicro DMA
	SEI Control Register 1		W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL 1:Error	0 Bit Order Select bit O:MSB 1:LSB SOVF R 0 SOVF Flag (Slave) 1:Error	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 01:divided k 10:divided k 11:divided k	O Rate Select Dy 2 Dy 4 Dy 8 Dy 32 TMSE R/W O SEI Mode Select O:Compatibi lity Mode 1:Nioro DMA Mode
SEOR1	SEI Control Register 1	64H 65H	W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag	0 Bit Order Select bit 0:MSB 1:LSB SOVF R 0 SOVF Flag (Slave)	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 10:divided k 11:divided k -	O Rate Select by 2 by 4 by 8 by 32 TMSE R/W O SEI Mode Select O:Compatibi lity Mode 1:Nicro DMA Mode TMSE
	SEI Control Register 1		W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag 1:Error	0 Bit Order Select bit 0:MSB 1:LSB SOVF 0 SOVF Flag (Slave) 1:Error	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error	CPOL R/W 0 Clock Polarity Select bit 0:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 10:divided k 11:divided k TASM	O Rate Select Dy 2 Dy 4 Dy 32 TMSE R/W O SEI Mode Select O:Compatibi lity Mode 1:Niero DMA Mode TMSE
	SEI Control Register 1		W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag 1:Error	0 Bit Order Select bit 0:MSB 1:LSB SOVF 0 SOVF Flag (Slave) 1:Error	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 10:divided k 11:divided k -	O Rate Select by 2 by 4 by 8 by 32 TMSE R/W O SEI Mode Select O:Compatibi lity Mode 1:Nicro DMA Mode TMSE
	SEI Control Register 1		W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag 1:Error	0 Bit Order Select bit 0:MSB 1:LSB SOVF 0 SOVF Flag (Slave) 1:Error	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error	CPOL R/W 0 Clock Polarity Select bit 0:"H" level 1:"L" level	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 10:divided k 11:divided k TASM R 0	O Rate Select Dy 2 Dy 4 Dy 8 Dy 32 TMSE R/W O SEI Mode Select O:Compatibi lity Mode I:Nioro DMA Mode TMSE /W O SEI Mode Select O SEI Mode Select
	SEI Control Register 1		W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag 1:Error WCOL 0 WCOL Flag 1:Error	0 Bit Order Select bit 0:MSB 1:LSB SOVF 0 SOVF Flag (Slave) 1:Error	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error MODF R 0 MODF Flag	CPOL R/W 0 Clock Polarity Select bit 0:"H" level 1:"L" level TSRC	1 Clock Phase Select bit	0 SEI Transfer 00:divided k 01:divided k 10:divided k 11:divided k TASM R. 0 Auto Shift Enable (Master)	O Rate Select Dy 2 Dy 4 Dy 8 Dy 32 TMSE R/W O SEI Mode Select O:Compatibi lity Mode TMSE TMSE /W O SEI Mode Select O:Compatibi O:Compatibi O:Compatibi O:Compatibi O:Compatibi O:Compatibi O:Compatibi O:Compatibi O:Compatibi
	SEI Control Register 1		W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag 1:Error WCOL 0 WCOL Flag 1:Error	0 Bit Order Select bit 0:MSB 1:LSB SOVF 0 SOVF Flag (Slave) 1:Error SOVF	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error MODF R 0 MODF Flag (Master)	CPOL R/W 0 Clock Polarity Select bit 0:"H" level 1:"L" level	1 Clock Phase Select bit	O SEI Transfer O0:divided k O1:divided k 10:divided k 11:divided k TASM R. O Auto Shift Enable (Master) INTSEE1	O Rate Select Dy 2 Dy 4 Dy 8 Dy 32 TMSE R/W O SEI Mode Select O:Compatibi I:Nicro DMA Mode TMSE /W O SEI Mode Select O SEI Mode Select
	SEI Control Register 1		W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag 1:Error WCOL 0 WCOL Flag 1:Error	0 Bit Order Select bit 0:MSB 1:LSB SOVF 0 SOVF Flag (Slave) 1:Error SOVF	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error MODF R 0 MODF Flag (Master)	CPOL R/W 0 Clock Polarity Select bit 0:"H" level 1:"L" level	1 Clock Phase Select bit	O SEI Transfer O0:divided k O1:divided k 10:divided k 11:divided k TASM R, O Auto Shift Enable (Master) INTSEE1 Mask	O Rate Select Dy 2 Dy 4 Dy 8 Dy 32 TMSE R/W O SEI Mode Select 0:Compatibi lity Mode TMSE /W O SEI Mode COMPATION O SEI Mode COMPATION O SEI Mode COMPATION O SEI Mode COMPATION O SEI Mode COMPATION O SEI Mode COMPATION O SEI Mode
	SEI Control Register 1		W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Iransfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag 1:Error	O Bit Order Select bit O:MSB 1:LSB SOVF O SOVF Flag (Slave) 1:Error SOVF O SOVF Flag (Slave) 1:Error	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error MODF R 0 MODF Flag (Master) 1:Error	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level	1 Clock Phase Select bit	O SEI Transfer O0:divided k O1:divided k 10:divided k 11:divided k	O Rate Select by 2 by 4 by 8 by 32 TMSE R/W O SEI Mode Select O:Compatibi lity Mode TMSE /W O SEI Mode Select O:Compatibi lity Mode 1:Niero DMA Mode TMSE /W O SEI Mode Select O:Compatibi lity Mode 1:Niero DMA
SESR1	SEI Control Register 1 SEI Status Register 1	65H	W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag 1:Error WCOL 0 WCOL Flag 1:Error	0 Bit Order Select bit 0:MSB 1:LSB SOVF 0 SOVF Flag (Slave) 1:Error SOVF	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error MODF R 0 MODF Flag (Master) 1:Error	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level	1 Clock Phase Select bit	O SEI Transfer O0:divided k O1:divided k 10:divided k 11:divided k TASM R, O Auto Shift Enable (Master) INTSEE1 Mask	O Rate Select Dy 2 Dy 4 Dy 8 Dy 32 TMSE R/W O SEL Mode Select O:Compatibi lity Mode TMSE /W O SEL Mode Select O:Gompatibi lity Mode 1:Micro DMA
	SEI Control Register 1 SEI Status Register 1		W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Transfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag 1:Error WCOL SED6	O Bit Order Select bit O:MSB 1:LSB SOVF O SOVF Flag (Slave) 1:Error O SOVF Flag (Slave) 1:Error	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error MODF R 0 MODF Flag (Master) 1:Error	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level TSRC O SEI Receive 1:End	1 Clock Phase Select bit	O SEI Transfer OO:divided & O1:divided & 10:divided & 11:divided & TASM R O Auto Shift Enable (Master) INTSE1 Mask (Slave) SED1	O Rate Select Dy 2 Dy 4 Dy 8 Dy 32 TMSE R/W O SEI Mode 1:Micro DMA Mode TMSE W O SEI Mode Select 0:Compatibi lity Mode 1:Micro DMA Mode SEI Mode Select 0:Compatibi lity Mode Select 0:Compatibi lity Mode Select 0:Compatibi lity Mode Select 0:Compatibi lity Mode Select 0:Compatibi lity Mode Select 0:Compatibi lity Mode SEDO
SESR1	SEI Control Register 1 SEI Status Register 1	65H	W 0 SEI1 MODF Detection 0:Enable 1:Disable SEF 0 SEI Iransfer 0:busy or Stop 1:End	0 SEI System Enable 0:Stop 1:Run WCOL 0 WCOL Flag 1:Error	O Bit Order Select bit O:MSB 1:LSB SOVF O SOVF Flag (Slave) 1:Error SOVF O SOVF Flag (Slave) 1:Error	MSTR 0 Master Select bit 0:Slave 1:Master MODF 0 MODF Flag (Master) 1:Error MODF R 0 MODF Flag (Master) 1:Error	CPOL R/W O Clock Polarity Select bit O:"H" level 1:"L" level	1 Clock Phase Select bit	O SEI Transfer O0:divided k O1:divided k 10:divided k 11:divided k	O Rate Select by 2 by 4 by 8 by 32 TMSE R/W O SEI Mode Select O:Compatibi lity Mode TMSE /W O SEI Mode Select O:Compatibi lity Mode 1:Niero DMA Mode TMSE /W O SEI Mode Select O:Compatibi lity Mode 1:Niero DMA

(6) Interrupt controller

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
				INT	O O			IN	ITO	· - · · ·
INTEGAD	INTO & INTAD		IADC	I ADM2	I ADM1	IADMO	10C	10M2	I OM1	LOMO
	Enable	F0h	R		R/W		R		R/W	
	Register		0	0	0	0	0	0	0	0
				INT	2			IN	IT1	
INTE12	INT1 & INT2		12C	12M2	12M1	12M0	I1C	I 1M2	11M1	I 1MO
	Enable	D0h	R		R/W		R		R/W	·
	Register		0	0	0	0	0	0	0	0
	INT3 & INT4		INT4				INT3			
		D11-	14C	14M2	1 4M 1	14M0	13C	13M2	13M1	13M0
INTE34	Enable	D1h	R		R/W	•	R		R/W	•
	Register		0	0	0	0	0	0	0	0
			,	INT6(C	AP9)			INT5	CAP8)	
MITTE	INT5 & INT6	001	16C	16M2	16M1	16M0	15C	15M2	15M1	151110
INTE56	Enable	D2h	R		R/W		R		R/W	<u> </u>
	Register		0	0	0	0	0	0	0	0
								INT7	(CAPA)	<u>. </u>
	INT7 Enable	201	-	_	-		17C	17M2		
INTE7		D3h		·			R		R/W	<u> </u>
	Register		_	-	_	-	0	0	0	0
	INTTO & INTT1 Enable Register		INTT1 (Timer1)					INTTO (TimerO)		
			IT1C	IT1M2	IT1M1	IT1M0	1TOC	ITOM2	I TOM1	1 TOMO
INTET01		D4h	R		R/W		R		R/W	•
			0	0	0	0	0	0	0	0
				INTT3 (T	imer3)			INTT2(Timer2)	
	INTT2 & INTT3		1T3C	IT3M2	IT3M1	I T3MO	IT2C	1T2M2	IT2M1	I T2MO
INTET23	Enable Register	D5h	R		R/W		R		R/W	·
			0	0	0	0	0	0	0	0
	INTT4 & INTT5 Enable Register	D6h		INTT5 (T	imer5)	·		INTT4 (Timer4)	
			IT5C	1T5W2	IT5W1	I T5MO	1T4C	IT4M2	114M1	IT4MO
INTET45			R		R/W		R		R/₩	•
			0	0	0	0	0	0	0	0
			INTT7 (Timer7)				INTT6 (Timer6)			
INTETES	INTT6 & INTT7 Enable Register	D7h	IT7C	1T7M2	1T7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6MO
INTET67			R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
	INTTO 9 INTTO	D8h	INTTR9 (Timer8)				INTTR8 (Timer8)			
INTETOO	INTTR8 & INTTR9 Enable Register		IT9C	IT9M2	IT9M1	I T9MO	IT8C	1 T8M2	IT8M1	IT8M0
INTET89			R		R/W	•	R		R/W	
			0	0	0	0	0	0	0	0
	INTTRA & INTTRB Enable Register		INTTRB (TimerA)				INTTRA (TimerA)			
INTETAB		D9h	ITBC	ITBM2	I TBM1	I TBMO	ITAC	ITAM2	I TAM1	ITAMO
			R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
	INTTO8 & INTTOA			INTT	OA .			INT	T08	
INITETOO	(Overflow)	DAh	ITOAC	1TOAM2	I TOAM1	ITOAMO	1T08C	1T08M2	I TOSM1	ITO8M0
INTETO8A	Enable		R		R/W		R		R/W	
	Register		0	0	0	0	0	0	0	0

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0	
-,				INT		<u> </u>			TRXO		
INTESO	iNTRXO & INTTXO Enable Register		ITXOC	ITXOM2	ITXOM1	ITXOMO	IRXOC	IRXOM2	IRXOM1	IRXOMO	
		DBh	R		R/W	1	R		R/W	11010110	
			0	0	0	0	0	0	1 0	0	
				INT	· ·	L	-		TRX1		
INTES1	INTRX1 & INTTX1		ITX1C	ITX1M2	ITX1M1	ITX1MO	IRX1C	IRX1M2	IRX1M1	IRX1M0	
	Enable Register	DCh	R		R/W	11771110	R		R/W	110111110	
			0	0	0	0	0	0	0	0	
			INTSEEO						SEMO		
INTESEE0	INTSEMO & INTSEEO Enable		ISEEOC	I SEEOM2	I SEEOM1	1 SEEOMO	ISEMOC	I SEMOM2	I SEMOM1	ISENONO	
		DFh	R		R/W		R		R/W	·	
	Register		0	0	0	0	0	0	0	0	
		E0h		INTS	ETO .		INTSERO				
интести	INTSERO &		1SETOC	I SETOM2	1 SETOM1	ISETOMO	I SEROC	I SEROM2	I SEROM1	1 SEROMO	
INTESEDO	INTSETO Enable		R	R/W	R	R/W				,	
	Register		0	0	0	0	0	0	0	0	
				INTS	EE1	I,	INTSEM1				
INTEGET 1	INTSEM1 &	E1h	ISEE1C	I SEE 1M2	ISEE1M1	ISEE1MO	ISEMIC	I SEM1M2	ISEMIMI	LSEMIMO	
INTESEE1	INTSEE1 Enable Register		R		R/W		R		R/W		
			0	0	0	0	0	0	0	0	
				INTS	ET1	·		INTSER1	SER1		
INTEGED	INTSER1 &	FOL	ISET1C	ISET1M2	ISET1M1	ISET1MO	ISERIC	ISER1M2	ISERIMI	ISER1M0	
INTESED1	INTSETI Enable	E2h	R		R/W		R		R/W		
	Register		0	0	0	0	0	0	0	0	
	INTSBEO & INTSBSO Enable Register	FOL		•	INTSBE0						
INTERNA			1SBS0C	I SBSOM2	I SBSOM1	I SBSOMO	I SBEOC	I SBEOM2	I SBEOM1	ISBEOMO	
INTESBO		E3h	R		R/W		R		R/W		
•			0	0	0	0	0	0	0	0	
	INTSBE1 & INTSBS1 Enable Register	E4h	INTSBS1				INTSBE1				
INTESB1			ISBS1C	ISBS1M2	ISBS1M1	ISBS1M0	ISBE1C	ISBE1M2	ISBE1M1	ISBE1M0	
INILODI			R		R/W		R	_	R/W		
			0	0	0	0	0	0	0	0	
	INTTCO & INTTC1 Enable Register	F1h	INTTC1 (DWA1)			INTTCO (DMAO)					
INTETC01			ITC1C	ITC1M2	ITC1M1	I TC1MO	ITCOC	1TCOM2	ITCOM1	ITCOMO	
INILION			R		R∕₩		R		R/W		
			0	0	0	0	0	0	0	0	
	INTTC2 & INTTC3 Enable Register	F2h		INTTC3		•			(DMA2)		
INTETC23			1TC3C	ITC3M2	ITC3M1	1TC3MO	ITC2C	1TC2M2	ITC2M1	ITC2M0	
			R		R/W		R	ļ	R/W		
			0	0	0	0	0	0	0	0	
	INTTC4 & INTTC5 Enable Register	F3h	INTTC5 (DMA5)			INTTC4 (DMA4)					
INTETC45			ITC5C	ITC5W2	ITC5M1	ITC5MO	ITC4C	ITC4M2	ITC4M1	ITC4M0	
			R		R/W	ſ	R		R/W	···-	
			0	0	0	0	0	0	0	0	
INTETC67	INTTC6 & INTTC7 Enable Register			INTTC7					(DMA6)		
		F4h	ITC7C	ITC7M2	ITC7M1	ITC7MO	ITC6C	ITC6M2	ITC6M1	ITC6M0	
			R		R/W	,	R		R/W	· · · ·	
			0	0	0	0	0	0	0	0	
INTNMADT	NMI & INTWD Enable Register			NM			ļ <u>.</u>		TWD	-	
		F7h	ITCNM		-		ITCWD	-	<u> </u>		
			R	<u> </u>	,		R				
			0	_		-	0				

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0	
IIMC	Interrupt Input Mode Control Register		-	-	-	-	-	-	IOLE	NMIREE	
									R	/W	
			-	-		_	-	-	0	0	
		(no RMM)							0: INTO edge mode 1: INTO level mode	1:Operate even at NMI rise edge	
INTOLR	Interrupt Clear Control Register		-	-	-	-	-	-	-	-	
		F8H	W								
		(no RMM)	0	0	0	0	0	0	0	0	
						Interrup	t Vector				

(7) DMA controller

Symbol	Name	ADDRESS	7 -	6	5	4	3	2	1	0
	D140 05					•	DMAO Sta	rt Vector	·	
DMAOV	DMAO Start Vector	100h	-	-	DMAOV5	DMAOV4	DMAOV3	DMACV2	DMAOV1	DMAOVO
DIMPOA	Register	IOOI					R,	∕ ₩		
	Mogrator		-	-	0	0	0	0	0	0
	DMA1 Start						DMA1 Sta			
DMA1V	Vector	101h		-	DMA1V5	DMA1V4	DWA1V3	DMA1V2	DMA1V1	DMA1V0
Danstit	Register	10111				 	·	/W		
			-	-	0	0	0	0	0	0
	DMA2 Start					•	DMA2 Sta			
DMA2V	Vector	102 h		_	DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
	Register						R,			· · · · · · · · · · · · · · · · · · ·
	ļļ.		 - -	-	0	0	0	0	0	0
	DMA3 Start				D#14 CH/F	T DATE 0144	DMA3 Star		Davi mire	T 5141 0110
DMA3V	Vector	103 h		-	DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
	Register						R,			
	+ +		 -	-	0	0	0	0	0	0
	DMA4 Start			ļ	DATA ANTE	DASA 41/4	DMA4 Star		PMA 47/1	DATA (U.O.
DMA4V	Vector	104h		-	DMA4V5	DMA4V4	DWA4V3	DMA4V2	DMA4V1	DMA4V0
	Register		<u> </u>	_	0		R,	/w 0	0	0
	++		-	<u>-</u>	U	0	DMA5 Star		U	U
	DMA5 Start		_	<u> </u>	DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V1	DMA5V0
DMA5V	Vector	105h		_	CVCAMU	DWA3V4	LIMMOVS R.		LIVERNIU	DIVINOVU
	Register		_	_	0	T 0	1 0 r.	0	0	0
			 		-		DMA6 Sta		U	0
	DMA6 Start				DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
DMA6V	Vector	106h			Dillinots	DIFFICE	R.		DIINOTT	DIFFOTO
	Register			_	0	0	0	0	1 0	0
	 		 				DMA7 Star			
	DMA7 Start			_	DMA7V5	DMA7V4	DIMA7V3	DMA7V2	DMA7V1	DMA7V0
DMA7V	Vector	107h	† · · · · · · · · · · · · · · · · · · ·			1. 5	R,			
	Register				0	0	0	0	0	0
	†			l		DMA	Burst			·······
Det i D	DMA Burst	400	DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBSTO
DMAB	Register	108h		I		R	/W			
			0	0	0	0	0	0	0	0
	7044					DMA R	equest	•	·	
DMAR	DMA	109h	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREGO
Limak	Request	(no RMW)			****	R	/W			
	Register		0	0	0	0	0	0	0	0

(8) Control register

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0	
			HALTM1	HALTIMO	-	WARM	-	CLKOE	CLION1	CLKIMO	
			R/W			R/W			R/W		
	l <u>.</u>		1	1	-	0	-	0	0	0	
a 1000	Clock	40.111	Stand by mo	de		Warming		CLKOUT1	00:fc outp	ut	
CITKMOD.	Mode	10 A H	00: (reserve	d)		up time		Output	01: (reserv	ed)	
Re	Register		01:STOP mode	e		0:2 ¹⁵ /fc		Enable	10:2/5·fc	output	
			10:IDLE1 mod	de		1 : 2 ¹⁷ /fc		0 : Not	11: (reserv	ed)	
			11: IDLE2 mox	de		-		output			
1								1 : Output	ļ		
			WDTE	WDTP1	WDTPO	-	DRVE	12WDT	RESCR	-	
				R/W				R/W			
	Watchdog		1	0	0	-	0	0	0	0	
WDMOD	Timer Mode	11 0 H	1:WDT	00 : 2 ¹⁶ /fc			1:Drive	IDLE2	1:Reset	Fix to "0"	
	Register		Enable	01 : 2 ¹⁸ /fc			pin in	0:Stop	connect		
	1			10 : 2 ²⁰ /fc			STOP mode	1:Operate	internally		
				11 : 2 [∞] /fc				'	WDT out to		
	 			<u> </u>				L	RESET pin		
	Watabalaa						-				
	Watchdog		¥								
WDCR	Timer	111H	-								
	Control		B1H: WDT Disable								
	Register						DT Clear				
	l						J. J. J.				

(9) AD converter

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0		
			E00F	ADBF	-	_	1 TIMO	REPET	SCAN	ADS		
				Ř				R	/W			
			0	0	0	0	0	0	0	0		
	AD Mode		AD	AD	Fix to "0"	Fix to "0"	0: Every	Repeat	Scan mode	AD		
ADMOD0	Control	138H	Conversion	Conversion			1 time	mode	0:Fixed	Conversion		
	Register 0		End Flag	BUSY Flag			1: Every	0:Single	channel	start		
			1.000	1			4 times	mode	mode	1:Start		
			1:END	1 ∶Busy				1:Repeat mode	1:Channel scan	Always read as "0"		
								IIIOGE	mode	reau as v		
			VREFON	12AD	-		ADCH3	ADCH2	ADCH1	ADCHO		
			R/W	R/W			72010		/W	, ADOIRO		
	AD Mode		0	0	0	0	0	0	0	0		
ADMOD1		1201	Ladder	IDLE2	Fix to "0"	Fix to "0"	Input channe	L	<u> </u>			
ADMOD1	Control	139H	resistance	0:Stop			0000: ANO	ANO				
	Register 1		0:0FF	1:Operate			:	:				
			1:0N				1011: AN11	ANO→AN1 →A	N2→ ··· →AN 1°	I		
								1110. 1111 :				
	AD Result		ADR01	ADR00	-	-		-	-	ADRORF		
ADREGOL	Register 0	120H		R					R	R		
	Low			fined	-	-	_	-	-	0		
	AD Result		ADR09	ADRO8	ADR07	ADR06	ADR05	ADR04	ADRO3	ADRO2		
ADREGOH	Register 0	121H		R								
	High					Unde	fined					
	AD Result		ADR11	ADR10	-	-	-	_	-	ADR1RF		
ADREG1L	Register 1	122H		₹						R		
	Low		Under	fined	-	-	_	-	-	0		
	AD Result		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12		
ADREG1H	Register 1	123H					R					
	High					Unde	fined					
	AD Result		ADR21	ADR20	-	-	-	-	-	ADR2RF		
ADREG2L	Register 2	124H		₹						R		
	Low		Unde ⁻	fined	-	-	_	-	-	0		
	AD Result		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22		
ADREG2H	Register 2	125H					R					
	High					Unde	fined					
	AD Result		ADR31	ADR30	-	-	-	-	-	ADR3RF		
ADREG3L	Register 3	126H		₹						R		
	Low		Unde	fined	-	-	-	-	-	0		
	AD Result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32		
ADREG3H	Register 3	127H		•			R					
	High	'-"				Unde	fined					

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0			
	AD Result		ADR41	ADR40	-	-	-	_		ADR4RF			
ADREG4L	Register 4	128H	1	R						R			
	Low		Unde	fined	-	-	-	-	-	0			
	AD Result		ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42			
ADREG4H	Register 4	129H			·		R						
	High					Unde	fined						
	AD Result		ADR51	ADR50		_	-	-	-	ADR5RF			
ADREG5L	Register 5	12 A H		?						R			
	Low		Unde	fined	_	-	-	-	_	0			
	AD Result		ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52			
ADREG5H	Register 5	12BH					R						
	High			Undefined									
	AD Result		ADR61	ADR60	-	-	-	-	-	ADR6RF			
ADREG6L	Register 6	12 0 H		?						R			
7012002	Low	1241		ined	_		_	-	-	0			
	AD Result		ADR69	ADR68	ADR67	ADR66	ADR65	ADR64	ADR63	ADR62			
ADREG6H	Register 6	12DH	72100	72,00	75107		R	7.01.01	72.100	701.02			
ACTUCATI	High	1231					fined						
	AD Result		ADR71	ADR70	-	~	-	_	-	ADR7RF			
ADREG7L	l I	12 E H		?						R			
AUNEUNE	Low	1201	Undefined		_		-	-	_	0			
	AD Result		ADR79	ADR78	ADR77	ADR76	ADR75	ADR74	ADR73	ADR72			
ADREG7H	Register 7	12FH	AUI(73	ADIO	AUI(11		R	ADI(74	NUI(10	NUI(/Z			
AUNCOM	High	1211					fined						
	AD Result		ADR81	ADR80	_	_	-	_	_	ADR8RF			
ADREG8L	Register 8	130H		?						R			
ALINEUOL	Low	13011		ined	_	_	_	_	_	0			
	AD Result		ADR89	ADR88	ADR87	ADR86	ADR85	ADR84	ADR83	ADR82			
ADREG8H	Register 8	131H	ADNOS	AUNOO	AURO/		R ADROS	AUN04	AUROS	NUNO2			
ALINLUGII	High	13111					fined						
	AD Result		ADR91	ADR90	_			_		ADR9RF			
ADREG9L	Register 9	132H		?			-			R			
MUNLUOL	Low	1021		fined	_		_		_	0			
	AD Result		ADR99	ADR98	ADR97	ADR96	ADR95	ADR94	ADR93	ADR92			
ADREG9H	Register 9	133H	ADNOS	NUNGO	וטועה		R ADIOS	AUIOT	ADIOO	ADIOZ			
AURECISH	High	13311					fined						
			ADRA1	ADRA0	_	-	-	_	_	ADRARF			
ADREGAL	AD Result Register A	134H		S VIDINIO	_		<u> </u>		. -	R			
AUNEUAL	1 .	13411		fined	_		_	_	-	0			
	LOW Doorsto		ADRA9	ADRA8	ADRA7	ADRA6	ADRA5	ADRA4	ADRA3	ADRA2			
ADDECALL	AD Result	1050	ADIVAS	ADIVAG	AUTOA/	<u> </u>	R	AUIVH	AUTO	AUIVAZ			
ADREGAH	Register A	135H					rined						
	High		40004	40000	1					ADDODC			
ADDEAD	AD Result	1001	ADRB1	ADRBO	-	-	-		_	ADRBRF R			
ADREGBL	Register B	13 6 H		Finad	_		-			0			
	Low			fined		- 40000			-				
approxima.	AD Result	1071	ADRB9	ADRB8	ADRB7	ADRB6	ADRB5	ADRB4	ADRB3	ADRB2			
adregeh	Register B	137H					Finad						
	High					Unde	fined						

(10) Memory controller

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0	
			_	BWW2	BWW1	BWWO	_	BWR2	BWR1	BWRO	
	BLOCK				W			W			
	CS/WAIT		_	0	1	0	_	0	1	0	
BCSL	Control	148H		Number of	write waits			Number of	read waits		
	Register				010:1wait 0	11:Nwait			010:1wait 0	11:Nwait	
ł	Low			101:2wait				101:2wait			
		<u> </u>		others : r	ĭ	1	5000	others : r			
	BLOCK		BE	BM	<u>-</u>	-	BOM1	BOMO	BBUS1	BBUS0	
	CS/WAIT		W	W				N		₩	
BCSH	Control	149H	1	0	0	0	0	0	0	0	
	Register	1	CS select 0:Disable	0:16MB	Fix to "0"	Fix to "0"		AM/ROM	00:8bit		
:	High		1:Enable	1:Sets			01, 10, 11: Resetved 01,			0, 11: reserved	
				area	88/00	88/10	\$\$/10	18/17	MV16	MV15	
	Memory		MV22	MV21	MV20	MV19	MV18	MV17	MIVIO	MAID	
MANR	Address 14AH Mask				T 4	R/		1	1 1	1	
	Register		1	1	1	1 1	1		<u> </u>		
ļ	<u> </u>	ļ	HOOO	14000	, ' ' '	pare enable			MC17	MS16	
	Memory		MS23	MS22	MS21	MS20	MS19	MS18	MS17	MSIO	
MSAR	Start Address	14BH				R,		1 4	1	T 1	
	Register	į	l	1	1 1		1	 	<u> </u>	<u> </u>	
	Register	<u> </u>	DAMOTE	DARRIL	,	t start addr			1	r	
		İ	RAWSTB	RAMWI	_	-	-	-	-		
i	RAM Write		R,								
RAMOR	Control	16DH	Keep	1	-	-	_	-		-	
'''''''	Register	100	0: VCC3≦VSTB	RAM write 0:Disable							
			1:	1:Enable							
			VCC3>VSTB		•						

(11) Serial Bus Interface (SBI)

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0				
			BC2	BC1	BCO	ACK	-	SOK2	SOK1	SCKO/SWRMON				
				W	'	R/W		١	N	R/W				
		170H	0	0	0	0	-	0	0	0				
		(no RMM)	Number of 1	transfer bit	ts	Acknowledge	<u> </u>	Setting of	the divide	value "n"				
		12C mode	000:8 001:	1 010:2 0	11:3	mode 0:Disable			6 010:7 01	11:8				
			100:4 101:	5 110:6 1	1	1∶Enable		100:9 101:						
	SB10			,				111: reserve						
SBIOCRI	Control		SIOS	SIOINH	SIOM1	SIOMO	-	SOK2	SOK1	SCKO/SWFMON				
	Register 1			· · · · · · · · · · · · · · · · · · ·	W				N -	R/W				
		170H	0	0	0	0		0	0	0				
		(no RMM)	Transfer 0:Stop	Transfer 0:Continue	Transfer mo				the divide					
	:	SIO mode	1:Start	1:Abort	00:8bit tra	nsmit		100:4 001:	5 010:6 01					
			i i Gear e	1172012	10:8bit	t/receive		l .	9 110.10 alclockSOK	n				
				1	11:8bit rec			III.GALGIIK	al Clock son					
	SB10		RB 7/TB7	RB6/TB6	RB5/TB5	RB 4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RBO/TBO				
SBIODBR	Buffer	171H	107/107	100/100					101/101	100,100				
widen	Register (no RMM)			R (Receiving) /W (Transmission) Undefine										
			SA6	SA5	SA4	SA3	SA2	SA1	SAO	ALS				
			- CATO	UNO _	1 WH		N	<u> </u>	0.10	120				
	120BUS0	172H	0	0	Τ ο	0	0	0	0	0				
1200AR	Address	(no RMM)	`	. •	1 •			· · · · · · · · · · · · · · · · · · ·		Address				
	Register	(110 / 1111)		Setting Slave Address recognition 0:Enable										
					Jetti	IIE OTAVE ME	MI 600			0:Emable 1:Disable				
		<u> </u>	INOT				,			1.0130010				
			1 845	I IRX	l RB	PIN	SBIMI	l SBIMO	SWRST1	SWRSTO				
			MST	TRX	BB	PIN	SBIM1	SBIMO	SWRST1	SWRSTO				
		173H		I IRX		<u>t</u>		SBIMO	SWRST1 0	SWRST0 0				
		(no RMW)	0 0:Slave	<u> </u>	0 Start/stop	1	0	0	0	<u> </u>				
			0	0	0 Start/stop generation	1 INTSBEO interrupt	0 Operation mo 00:Poer mode	0 de selection 10:12C mode	O Software re write "10" and	0 set generate d "01", then an				
	\$810	(no RMW)	0 0:Slave	0 0:Receive	0 Start/stop generation 0:Stop	1 INTSBEO interrupt 0:Request	0 Operation mo 00:Poer mode	0 de selection	0 Software re write "10" and internal res	0 set generate				
SB100R2	Control	(no RMW)	0 O:Slave 1:Master	0 0:Receive 1:Transmit	0 Start/stop generation	1 INTSBEO interrupt	0 Operation mo 00:Poer mode 01:SIO mode	0 de selection 10:120 mode 11:reserved	O Software re write "10" and	0 set generate d"01", then an set signal is				
S8100R2		(no RMW)	0 0:Slave	0 0:Receive	0 Start/stop generation 0:Stop	1 INTSBEO interrupt 0:Request	0 Operation mo 00:Poer mode 01:S10 mode	0 de selection 10:120 mode 11:reserved	0 Software re write "10" and internal res	0 set generate d "01", then an				
S8100R2	Control	(no RMW)	0 O:Slave 1:Master	0 0:Receive 1:Transmit	0 Start/stop generation 0:Stop 1:Start	1 INTSBEO interrupt 0:Request	0 Operation mo 00:Poer mode 01:S10 mode	0 de selection 10:12C mode 11:reserved SBIMO	0 Software re write "10" and internal res	0 set generate d"01", then an set signal is				
S8100R2	Control	(no RMM) 12C mode 173H (no RMM)	0 O:Slave 1:Master	0 0:Receive 1:Transmit	0 Start/stop generation 0:Stop	1 INTSBEO interrupt 0:Request	Operation mo 00:Poer mode 01:SIO mode SBIM1	0 de selection 10:12C mode 11:reserved SBIMO	0 Software re write "10" and internal res	0 set generate d"01", then an set signal is				
\$810 0 R2	Control	(no RIMV) 12C mode	0 O:Slave 1:Master	0 0:Receive 1:Transmit	0 Start/stop generation 0:Stop 1:Start	1 INTSBEO interrupt 0:Request	Operation mo 00:Poer mode 01:SIO mode SBIM1 0 Operation mo	0 de selection 10:12C mode 11:reserved SBIMO	0 Software re write "10" and internal res	0 set generate d"01", then an set signal is				
SB100R2	Control	(no RMM) 12C mode 173H (no RMM)	0 O:Slave 1:Master	0 0:Receive 1:Transmit	0 Start/stop generation 0:Stop 1:Start	1 INTSBEO interrupt 0:Request	Operation mo 00:Poer mode 01:SIO mode SBIM1 0 Operation mo 00:Poer mode	0 de selection 10:12C mode 11:reserved SBIMO N 0 de selection	0 Software re write "10" and internal res	0 set generate d"01", then an set signal is				
SB100R2	Control	(no RMM) 12C mode 173H (no RMM)	0 O:Slave 1:Master	0 0:Receive 1:Transmit	0 Start/stop generation 0:Stop 1:Start	1 INTSBEO interrupt 0:Request	Operation mo 00:Poer mode 01:SIO mode SBIM1 0 Operation mo 00:Poer mode	0 de selection 10:12C mode 11:reserved SBIMO N 0 de selection 10:12C mode	0 Software re write "10" and internal res	0 set generate d"01", then an set signal is				
SB100R2	Control	(no RMM) 12C mode 173H (no RMM)	0 0:Slave 1:Master	0 0:Receive 1:Transmit	0 Start/stop generation 0:Stop 1:Start -	1 INTS8E0 interrupt 0:Request 1:Cancel -	Operation mo 00:Poer mode 01:SIO mode SBIM1 O Operation mo 00:Poer mode 01:SIO mode	0 de selection 10:120 mode 11:reserved SBIMO 0 de selection 10:120 mode 11:reserved	O Software re write "10" and internal res generated.	0 set generate d "01", then an set signal is —				
S8100R2	Control	(no RMM) 12C mode 173H (no RMM) S10 mode	0 0:Slave 1:Master	0 0:Receive 1:Transmit	0 Start/stop generation 0:Stop 1:Start -	1 INTS8E0 interrupt 0:Request 1:Cancel -	Operation mo Operation mo O0:Poer mode O1:S10 mode SBIM1 Operation mo O0:Poer mode O1:S10 mode AL	0 de selection 10:120 mode 11:reserved SBIMO 0 de selection 10:120 mode 11:reserved	O Software re write "10" and internal res generated.	0 set generate d "01", then an set signal is —				
\$8100R2	Control	(no RMM) 12C mode 173H (no RMM) \$10 mode	O O:Slave 1:Master	0 0:Receive 1:Transmit - TRX 0 0:Receive	O Start/stop generation 0:Stop 1:Start BB BB	1 INTSBE0 interrupt 0:Request 1:Cancel PIN 1 INTSBE0	Operation mo 00:Poer mode 01:SI0 mode SBIMI O Operation mo 00:Poer mode 01:SI0 mode AL R O Arbitration	0 de selection 10:12C mode 11:reserved SBIMO 0 de selection 10:12C mode 11:reserved AAS 0 Slave address	O Software re write 10 and internal res generated.	0 set generate d "01" then an set signal is LRB 0 Last receive				
\$8100R2	Control Register 2	(no RMM) 12C mode 173H (no RMM) S10 mode	O O:Slave 1:Master	0 0:Receive 1:Transmit TRX	0 Start/stop generation 0:Stop 1:Start BB 0 Bus status monitor	1 INTSBEO interrupt 0:Request 1:Cancel PIN 1 INTSBEO interrupt	Operation mo 00:Poer mode 01:SIO mode SBIMI O Operation mo 00:Poer mode 01:SIO mode AL R	0 de selection 10:12C mode 11:reserved SBIMO 0 de selection 10:12C mode 11:reserved AAS	O Software re write 10" and internal res generated. ADO General call detection	0 set generate d=01", then an set signal is LRB				
	Control Register 2	(no RMM) 12C mode 173H (no RMM) \$10 mode	O O:Slave 1:Master	0 0:Receive 1:Transmit - TRX 0 0:Receive	O Start/stop generation 0:Stop 1:Start BB O Bus status monitor 0:Free	1 INTSBE0 interrupt 0:Request 1:Cancel PIN 1 INTSBE0	Operation mo 00:Poer mode 01:SI0 mode SBIM1 Operation mo 00:Poer mode 01:SI0 mode AL R O Arbitration lost detection monitor	0 de selection 10:12C mode 11:reserved SBIMO 0 de selection 10:12C mode 11:reserved AAS 0 Slave address match detection monitor	O Software re write 10 and internal res generated.	0 set generate d'01" then an et signal is LRB 0 Last receive				
\$8100R2	Control Register 2 SBIO Status	(no RMM) 12C mode 173H (no RMM) \$10 mode	O O:Slave 1:Master	O O:Receive 1:Transmit	O Start/stop generation 0:Stop 1:Start - BB O Bus status monitor 0:Free 1:Busy	1 INTSBE0 interrupt 0:Request 1:Cancel PIN INTSBE0 interrupt 0:request 1:Cancel	Operation mo 00:Poer mode 01:SI0 mode SBIM1 O Operation mo 00:Poer mode 01:SI0 mode AL R O Arbitration lost detection monitor 1-Detect	0 de selection 10:12C mode 11:reserved SBIMO 0 de selection 10:12C mode 11:reserved AAS 0 Slave address match detection monitor 1:Detect	O Software re write 10 an internal res generated. ADO General call detection 1:Detect	O set generate d "01", then an set signal is - LRB O Last receive bit monitor 0: "0" 1: "1"				
	Control Register 2	(no RMM) 12C mode 173H (no RMM) \$10 mode	O O:Slave 1:Master	0 0:Receive 1:Transmit - TRX 0 0:Receive	O Start/stop generation 0:Stop 1:Start BB O Bus status monitor 0:Free	1 INTSBEO interrupt 0:Request 1:Cancel PIN 1 INTSBEO interrupt 0:request	Operation mo 00:Poer mode 01:SI0 mode SBIM1 O Operation mo 00:Poer mode 01:SI0 mode AL R O Arbitration lost detection monitor 1.Detect SIOF	0 de selection 10:12C mode 11:reserved SBIMO 0 de selection 10:12C mode 11:reserved AAS 0 Slave address match detection monitor 1:Detect SEF	O Software re write 10" and internal res generated. ADO General call detection	O set generate d "01", then an set signal is LRB O Last receive bit monitor 0: "0"				
	Control Register 2 SBIO Status	(no RMM) 12C mode 173H (no RMM) \$10 mode 173H (no RMM) 12C mode	O O:Slave 1:Master	O O:Receive 1:Transmit TRX O O:Receive 1:transmit	O Start/stop generation 0:Stop 1:Start - BB O Bus status monitor 0:Free 1:Busy -	1 INTSBEO interrupt 0:Request 1:Cancel PIN 1 INTSBEO interrupt 0:request 1:Cancel -	Operation mo 00:Poer mode 01:SI0 mode SBIM1 Operation mo 00:Poer mode 01:SI0 mode AL R OArbitration lost detection monitor 1:Detect SIOF	O de selection 10:12C mode 11:reserved SBIMO V O de selection 10:12C mode 11:reserved AAS O Slave address match detection monitor 1:Detect SEF	O Software re write 10" and internal res generated. ADO O General call detection 1:Detect	O set generate d "01", then an set signal is LRB O Last receive bit monitor 0: "0" 1: "1"				
	Control Register 2 SBIO Status	(no RMM) 12C mode 173H (no RMM) \$10 mode	O O:Slave 1:Master	O O:Receive 1:Transmit	O Start/stop generation 0:Stop 1:Start - BB O Bus status monitor 0:Free 1:Busy	1 INTSBE0 interrupt 0:Request 1:Cancel PIN INTSBE0 interrupt 0:request 1:Cancel	Operation mo 00:Poer mode 01:SIO mode SBIMI Operation mo 00:Poer mode 01:SIO mode AL R OArbitration lost detection monitor 1.Detect SIOF	0 de selection 10:12C mode 11:reserved SBIMO 0 de selection 10:12C mode 11:reserved AAS 0 Slave address match detection monitor 1:Detect SEF R 0	O Software re write 10 an internal res generated. ADO General call detection 1:Detect	O set generate d "01", then an set signal is - LRB O Last receive bit monitor 0: "0" 1: "1"				
	Control Register 2 SBIO Status	(no RMM) 12C mode 173H (no RMM) S10 mode 173H (no RMM) 12C mode	O O:Slave 1:Master	O O:Receive 1:Transmit TRX O O:Receive 1:transmit	O Start/stop generation 0:Stop 1:Start - BB O Bus status monitor 0:Free 1:Busy -	1 INTSBEO interrupt 0:Request 1:Cancel PIN 1 INTSBEO interrupt 0:request 1:Cancel -	Operation mo 00:Poer mode 01:SI0 mode SBIM1 Operation mo 00:Poer mode 01:SI0 mode AL R OArbitration lost detection monitor 1:Detect SIOF	O de selection 10:12C mode 11:reserved SBIMO V O de selection 10:12C mode 11:reserved AAS O Slave address match detection monitor 1:Detect SEF	O Software re write 10" and internal res generated. ADO O General call detection 1:Detect	O set generate d "01", then an set signal is LRB O Last receive bit monitor 0: "0" 1: "1"				
	Control Register 2 SBIO Status	(no RMM) 12C mode 173H (no RMM) S10 mode 173H (no RMM) 12C mode	O O:Slave 1:Master	O O:Receive 1:Transmit TRX O O:Receive 1:transmit	O Start/stop generation 0:Stop 1:Start - BB O Bus status monitor 0:Free 1:Busy -	1 INTSBEO interrupt 0:Request 1:Cancel PIN 1 INTSBEO interrupt 0:request 1:Cancel -	Operation mo 00:Poer mode 01:SI0 mode SBIM1 Operation mo 00:Poer mode 01:SI0 mode AL R OArbitration lost detection monitor 1:Detect SIOF OTransfer	O de selection 10:12C mode 11:reserved SBIMO V O de selection 10:12C mode 11:reserved AAS O Slave address match detection monitor 1:Detect SEF R O Shift status	O Software re write 10" and internal res generated. ADO O General call detection 1:Detect	O set generate d "01", then an set signal is LRB O Last receive bit monitor 0: "0" 1: "1"				

178H	Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0				
No. No.				BC2	BC1	B00	ACK	_		SOK1					
178H 0 0 0 0 0 0 0 0 0	l				W				 	N	R/W				
SB110R1 SB11			178H	0	0	0	 	_	0	0					
SB11 SB11 Control Register 1 179H Control Register 1 12CIAR Register 1 1 1 1 1 1 1 1 1				Number of	transfer bit	S	Acknowledge				value "n"				
SBIT SBIT				000:8 001:	1 010:2 0	11:3 100:4									
SBIT Control Register				101:5 110:	6 111:7		1		1						
Register 1		SBI1					1.LIKEDIC		111: reserve	ed					
178H	SBI1CR1			SIOS	SIOINH	SIOM	SIOMO	-	SOK2	SOK1	SCKO/SWRMON				
178H		Register 1				W				H	R/W				
SBITOR2 Control Register SBITOR2 Register			179H	0	0	0	0	-	0	0	0				
SI mode 1:Start 1:									Setting of	the divide	value "n"				
SBI SBI					l		nsmit		1						
SB1108 SB11 SB1108 SB116Fer Register SB1108 SB1108 SB116Fer Register SB1108 SB11				1.Start	I - ADOPT										
SBI SBI									111: extern	alclock SCK	1				
178H 1201BR Register 179H 1201BR 120				DD2 /702	PDC /TDC			PDO ATDO	DDO /TDO	DD4 /TD4	DDO /TDO				
12CIAR 12CBUS1 17AH 17BH 17BH 10 10 10 10 10 10 10 1	0014000		179H	MR1/IR/	HB6/TB6			<u> </u>	1	i KRI/IRI	MB0/1B0				
12C1AR 12C1BUS1 Address Register 177AH 0	SBLIDBK		(no RMW)												
12CH2N Address Register 17AH O O O O O O O O O O O O O O O O O O		Register		CAC	CAE	C44			041	C40	41.0				
12C1AR Address Register R				SAO	SAS	SA4		<u> </u>	SAI	SAU	ALS				
Address Register		120BUS1		<u> </u>				T	1 0						
Register Setting Slave Address	12C1AR	Address		U	0	0			0	<u> </u>					
NST TRX BB PIN SBIMI SBIMO SMRST1 SMRST0		Register	I (DO HOME)	•	Setting Slave Address recognition										
178H				Setting Slave Address 0:Enable											
SBI1CR2 SBI1CR2 SBI1 SBI1CR2					, 	,				,					
SBI1CR2 SBI1 SBI1 SBI1 SBI1 SBI1 SBI1SR S			ŀ	MST	TRX	<u>BB</u>			SBIMO	SWRST1	SWRSTO				
SB11 SB11 SB110R2 SB11 SB110R2 SB111			4750			,	,	1		Τ					
SBI SBI		i					L	ļ <u>.</u>	•	.					
SBI10R2 SBI10R2 Control Register 2 The status								1 '		1	-				
SBI1CR2 Control Register 2		SBI1	11	i.master	i iransmit	1 -		1		1					
17BH (no RMM) 17BH (no RMM) 17BH (no RMM) 17BH (no RMM) 17BH (no RMM) 12C mode 17BH (no RMM) 12C mode 1:transmit 1:busy 1:Cancel 1:betect 1:betect 1:betect 1:betect 1:horogress 1:hranser	SBI 10R2									1 .	or organic to				
SBI1SR SBI1 Status Register SI0 mode SI0 mo		Register 2		_	_	_	-	SBIM1	SBIMO	_	_				
SBI1 SR SBI1 Status Register SI0 mode SI0 m					,			1	H						
SIO mode SIO mode				-	-	-	-	0	0	-	_				
SBI1SR SBI1 Status Register SI TBH (no RMM) SI 0 mode SI 0 mod								Operation mo	de selection						
SBI1SR S		ļ	310 mode					1							
SBI1SR SBI1SR SBI1 Status Register SI2C mode SI3C mo	<u> </u>			NCT.	TOV	<u> </u>	DIN			400	100				
SBI1SR SBI1SR SBI1SR Status Register 178H (no RWM) 12C mode 1:Master 1:Transmit 1:Trans				MSI	IKX	D D	L		AAS	AUU	ПÆ				
SBI1SR SBI1SR Page 1			1751				r				_				
SBI1SR SBI1SR SBI1SR SBI1SR SBI1SR SBI1SR Status Register 178H			i i	<u> </u>		-			 	- -					
SBI1SR SBI1SR Status Status SBI1 Status Register SIOF SUF				1		I		l .	1	1					
SBI1SR Status 1:Busy 1:Cancel		CD I 1	1	I - MIGOLGI	i-Lion NRIIL	ł .	1 '	detection	detection	I	0: "0"				
Register	981192	B.					l '	l .			: "]" 				
176H	L COLIGI			-	-	-	-			-	_				
178H	1														
(no RMM) S10 mode Transfer Shift status status 0.Stopped 0:Stopped 1:In progress				_	_	-			•	_	-				
0:Stopped 1:In progress				<u> </u>											
			SIU mode					1							
								0:Stopped 1:In progress	i: In progress						

Symbol	Name	ADDRESS	7	6	5	4	3	2	1	0
			-	12SB10	-	-	-	-	-	-
	SB10			R/W						
SBIOBRO	Baud rate	174H	-	0	-	-	-	-	-	_
	Register 0	.,		IDLE2 0:Abort 1:Operate						
			P4EN	- "	-	-	-	•	-	-
			R/W							
0010004	SB10	4751	0		_			-	-	-
SBIOBRI	Baud rate Register 1	175H	Clock control 0:Abort 1:Operate							
			-	12SB10		-	1	_	_	-
	SB 11	1		R/W						
SBI 1BR0	Baud rate	17CH	-	0	-	_	-	-	-	-
	Register 0			IDLE2 0:Abort 1:Operate						
			P4EN	-	-	-	•	-	_	-
			R/W							
0014004	SBII	4704	0	-	-	_	-	_	-	
SBI1BIR1	Baud rate Register 1	17DH	Clock control 0:Abort 1:Operate							

6. Port Section Equivalent Circuit Diagram.


• Reading The Circuit Diagram

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.


The dedicated signal is described below.

STOP: This signal becomes active "1" when the halt mode setting register is set to the Stop mode and the CPU executes the HALT instruction. When the drive enable bit <DRVE> is set to "1", however. Stop remains at "0".


- The input protection resistance ranges from several tens of ohms to several hundreds of ohms.
- P0(D0 to D7), P4(A0 to A7), P70 to P75, PC0 to PC5, PD0 to PD7, PF1(RXD0), PF2(CTS0, SCLK0), PF4 (RXD1), PF5 (CTS1, SCLK1), PF6, PF7, PM0 SS0), PM4 (SS1), PN0 (SCK0), PN3 (SCK1)




PF0(TXD0), PF3(TXD1), PM1(MOSi0), PM2(MISO0), PM3(SECLK0), PM5(MOSI1), PM6 (MISO1), PM7 (SECLK1), PN1 (SO0/SDA0), PN2 (SI0/SCL0), PN4 (SO1/SDA1), PN5(SI1/SCL1)




■ PG(AN0 to 7), PL0 to 3(AN8 to 11)




■ INTO




RESET




■ X1, X2




VREFH, BREFL



■ NMI



■ CLKOUT1



■ (AM0 to 1), (TEST0 to 1)

