# **Features**

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
  - 131 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 20 MIPS Throughput at 20 MHz
  - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
  - 4/8/16K Bytes of In-System Self-programmable Flash program memory
  - 256/512/512 Bytes EEPROM
  - 512/1K/1K Bytes Internal SRAM
  - Write/Erase cyles: 10,000 Flash/100,000 EEPROM
  - Data retention: 20 years at 85°C/100 years at 25°C()
  - Optional Boot Code Section with Independent Lock Bits

In-System Programming by On-chip Boot Program

**True Read-While-Write Operation** 

- Programming Lock for Software Security
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
  - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Six PWM Channels
  - 8-channel 10-bit ADC in TQFP and QFN/MLF package
  - 6-channel 10-bit ADC in PDIP Package
  - Programmable Serial USART
  - Master/Slave SPI Serial Interface
  - Byte-oriented 2-wire Serial Interface (Philips I<sup>2</sup>C compatible)
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - On-chip Analog Comparator
  - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
  - DebugWIRE On-Chip Debug System
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated Oscillator
  - External and Internal Interrupt Sources
  - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
  - 23 Programmable I/O Lines
  - 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF
- Operating Voltage:
  - 1.8 5.5V for ATmega48V/88V/168V
  - 2.7 5.5V for ATmega48/88/168
- Temperature Range:
  - 40°C to 85°C
- Speed Grade:
  - ATmega48V/88V/168V: 0 4 MHz @ 1.8 5.5V, 0 10 MHz @ 2.7 5.5V
  - ATmega48/88/168: 0 10 MHz @ 2.7 5.5V, 0 20 MHz @ 4.5 5.5V
- Low Power Consumption
  - Active Mode:

250  $\mu A$  at 1 MHz, 1.8V

15 µA at 32 kHz, 1.8V (including Oscillator)

- Power-down Mode:

0.1µA at 1.8V

Note: 1. See "Data Retention" on page 7 for details.



8-bit **AVR**® Microcontroller with 8K Bytes In-System Programmable Flash

ATmega48/V ATmega88/V ATmega168/V

**Summary** 

Note: Not recommended for new


designs

Rev. 2545RS-AVR-07/09



# 1. Pin Configurations

Figure 1-1. Pinout ATmega48/88/1682545RS





# 1.1 Pin Descriptions

#### 1.1.1 VCC

Digital supply voltage.

### 1.1.2 GND

Ground.

### 1.1.3 Port B (PB7:0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 77 and "System Clock and Clock Options" on page 26.

# 1.1.4 Port C (PC5:0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

# 1.1.5 **PC6/RESET**

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 26-3 on page 306. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 80.

# 1.1.6 Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up



resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 83.

# 1.1.7 AV<sub>CC</sub>

 $AV_{CC}$  is the supply voltage pin for the A/D Converter, PC3:0, and ADC7:6. It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter. Note that PC6..4 use digital supply voltage,  $V_{CC}$ .

# 1.1.8 AREF

AREF is the analog reference pin for the A/D Converter.

# 1.1.9 ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.




# 2. Overview

The ATmega48/88/168 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48/88/168 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

# 2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting



architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48/88/168 provides the following features: 4K/8K/16K bytes of In-System Program-mable Flash with Read-While-Write capabilities, 256/512/512 bytes EEPROM, 512/1K/1K bytes SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and QFN/MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48/88/168 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48/88/168 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

# 2.2 Comparison Between ATmega48, ATmega88, and ATmega168

The ATmega48, ATmega88 and ATmega168 differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 2-1 summarizes the different memory and interrupt vector sizes for the three devices.

**Table 2-1.** Memory Size Summary

Device	Flash	EEPROM	RAM	Interrupt Vector Size
ATmega48	4K Bytes	256 Bytes	512 Bytes	1 instruction word/vector
ATmega88	8K Bytes	512 Bytes	1K Bytes	1 instruction word/vector
ATmega168	16K Bytes	512 Bytes	1K Bytes	2 instruction words/vector

ATmega88 and ATmega168 support a real Read-While-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there. In ATmega48, there is no Read-While-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.



# 3. About

# 3.1 Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

# 3.2 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

# 3.3 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".



# 4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	_	_	-	_	_	_	-	_	
(0xFE)	Reserved	_	_	_	_		_		_	
(0xFD)	Reserved	_	_	_	_	_	_	_	_	
(0xFC)	Reserved	_	_	_	_	_	_	_	_	
(0xFB)	Reserved	_	_	_	_	_	_	_	_	
(0xFA)	Reserved	_	-	-	-	-	-	_	-	
(0xF9)	Reserved	_	-	-	-	-	-	_	-	
(0xF8)	Reserved	_	-	-	_	-	-	_	_	
(0xF7)	Reserved	=	=	=	=	=	-	-	=	
(0xF6)	Reserved	-	-	-	-	-	-	_	-	
(0xF5)	Reserved	-	-	-	-	-	-	-	-	
(0xF4)	Reserved	-	-	-	-	-	-	-	-	
(0xF3)	Reserved	_	-	-	_	-	-	-	-	
(0xF2)	Reserved	_	_	_	_	_	_	_	_	
(0xF1)	Reserved	_	-	-	-	-	_	-	-	
(0xF0)	Reserved	_	_	_	-	_	_	_	-	
(0xEF)	Reserved	_	_	-	_	_	_	_	_	
(0xEE) (0xED)	Reserved Reserved	_	_	_	_	_	_		_	
(0xED)	Reserved	_		_		_	_			
(0xEC)	Reserved	_								
(0xEA)	Reserved	_	_	_	_	_	_	_	_	
(0xE9)	Reserved	_	_	_	_	_	_	_	_	
(0xE8)	Reserved	_	_	-	-	-	-	-	-	
(0xE7)	Reserved	_	-	-	_	-	-	-	_	
(0xE6)	Reserved	_	-	-	-	-	-	_	-	
(0xE5)	Reserved	_	-	-	_	-	-	-	_	
(0xE4)	Reserved	_	-	-	_	-	-	_	_	
(0xE3)	Reserved	-	-	-	-	-	-	=	-	
(0xE2)	Reserved	_	-	-	_	-	-	_	_	
(0xE1)	Reserved	-	-	-	-	-	-	-	-	
(0xE0)	Reserved	-	-	-	-	-	-	-	-	
(0xDF)	Reserved	_	-	-	-	-	-	_	-	
(0xDE)	Reserved	-	-	-	_	-	-	-	_	
(0xDD)	Reserved	-	-	-	-	-	-	=	-	
(0xDC)	Reserved	_	_	_	_	_	_	_	_	
(0xDB)	Reserved	_	_	_	-	_	_		_	
(0xDA) (0xD9)	Reserved Reserved	_					_			
(0xD9) (0xD8)	Reserved	_	_	_		_	_	_		
(0xD8)	Reserved	_	_	_		_	_		_	
(0xD6)	Reserved	_	_	_	_	_	_	_	_	
(0xD5)	Reserved	_	_	_	_	_	_	_	_	
(0xD4)	Reserved	_	_	_	_	_	_	_	_	
(0xD3)	Reserved	_	_	-	-	-	-	-	-	
(0xD2)	Reserved	-	-	-	-	-	-	-	-	
(0xD1)	Reserved	-	-	-	-	-	-	-	-	
(0xD0)	Reserved	-	-	-	-	-	-	-	-	
(0xCF)	Reserved	=	-	-	-	-	-	-	-	
(0xCE)	Reserved	=	-	-	-	-	-	-	-	
(0xCD)	Reserved	-	-	-	-	-	-	-	-	
(0xCC)	Reserved	-	-	-	-	-	-	-	-	
(0xCB)	Reserved	-	-	-	-	-	-	-	-	
(0xCA)	Reserved	-	-	-	-	-	-	-	-	
(0xC9)	Reserved	-	-	-	_	_	_	_	-	-
(0xC8)	Reserved	-	_	-	-	-	_	-	-	
(0xC7)	Reserved	-	_	-	- LICADT I/O	Data Danistan	-	-	_	400
(0xC6)	UDR0				USART I/O	Data Register	LICADED :=	lata Danieti III I		189
(0xC5)	UBRR0H				LICART David D	oto Pogistar I		ate Register High	l	193
(0xC4)	UBRR0L Reserved	_	_	-	– USART Baud R	ate Register Low _	-	-	_	193
(0xC3) (0xC2)	Reserved UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01 /UDORD0	UCSZ00 / UCPHA0	UCPOL0	191/206
(0xC2) (0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ01/0DORD0	RXB80	TXB80	191/206
(0xC1)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	189
(UAUU)	UUUNUA	HAQU	1700	UDITEU	I LU	DONU	UF LU	ULAU	IVIT CIVIU	109



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	=	=	_	_	=	=	_	_	
(0xBE)	Reserved	_	_	_	_	_	_	_	_	
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	238
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	_	TWIE	235
(0xBB)	TWDR		•		2-wire Serial Inter	face Data Regist	er			237
(0xBA)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	238
(0xB9)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	237
(0xB8)	TWBR				2-wire Serial Interfa	ce Bit Rate Regis	ster			235
(0xB7)	Reserved	-		_	-	-	-	-	-	
(0xB6)	ASSR	-	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	158
(0xB5)	Reserved	-	-	_	_	-	-	_	-	
(0xB4)	OCR2B			Tir	mer/Counter2 Outpu	ut Compare Regis	ster B			157
(0xB3)	OCR2A			Tiı	mer/Counter2 Outp	ut Compare Regi	ster A			156
(0xB2)	TCNT2		•		Timer/Cou	nter2 (8-bit)				156
(0xB1)	TCCR2B	FOC2A	FOC2B	_	-	WGM22	CS22	CS21	CS20	155
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	152
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	_	_	_	-	-	_	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	_	-	_	-	-	-	-	-	
(0xAA)	Reserved	_	_	_	_	_	_	_	-	
(0xA9)	Reserved	-	-	_	-	-	-	-	-	
(0xA8)	Reserved	-	-	_	_	_	_	-	_	
(0xA7)	Reserved	-	-	_	-	-	-	-	-	
(0xA6)	Reserved	_	-	_	-	_	_	_	-	
(0xA5)	Reserved	_	-	_	-	_	-	_	-	
(0xA4)	Reserved	-	-	_	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	_	-	-	
(0xA2)	Reserved	-	-	_	-	-	-	-	-	
(0xA1)	Reserved	_	-	_	_	-	-	-	-	
(0xA0)	Reserved	_	-	_	_	=	_	_	-	
(0x9F)	Reserved	-	_	_	_	_	_	_	_	
(0x9E)	Reserved	_							_	
(0x9D) (0x9C)	Reserved Reserved	_					_		_	
(0x9C) (0x9B)	Reserved	_	_	_		_	_		_	
(0x9A)	Reserved			_			_		_	
(0x9A) (0x99)	Reserved	_	_	_	_	_	_	_	_	
(0x98)	Reserved	_	_	_	_		_		_	
(0x97)	Reserved	_	_	_	_	_	_	_	_	
(0x96)	Reserved	_	_	_	_	_	_	_	_	
(0x95)	Reserved	_	_	_	_	_	_	_	_	
(0x94)	Reserved	_		_					_	
(0x94) (0x93)	Reserved	_	_	_	_	_	_	_	_	
(0x93) (0x92)	Reserved	_	_	_	_	_	_	_	_	
(0x91)	Reserved	_	_	_	_	_	_	_	_	
(0x90)	Reserved	_	_	_	_	_	_	_	_	
(0x8F)	Reserved	_	_	_	_	_	_	_	_	
(0x8E)	Reserved	-	_	_	_	_	_	_	_	
(0x8D)	Reserved	-	-	_	_	-	-	-	_	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	
(0x8B)	OCR1BH			Timer/Co	ounter1 - Output Co	mpare Register E	B High Byte			133
(0x8A)	OCR1BL				ounter1 - Output Co					133
(0x89)	OCR1AH				ounter1 - Output Co					133
(0x88)	OCR1AL				ounter1 - Output Co					133
(0x87)	ICR1H									134
(0x86)	ICR1L	Timer/Counter1 - Input Capture Register High Byte Timer/Counter1 - Input Capture Register Low Byte						134		
(0x85)	TCNT1H				ner/Counter1 - Cour					133
(0x84)	TCNT1L				ner/Counter1 - Cou		•			133
(0x83)	Reserved	-	_	_	_	_	_	-	_	
(0x82)	TCCR1C	FOC1A	FOC1B	_	-	-	-	-	_	132
(0x81)	TCCR1B	ICNC1	ICES1	_	WGM13	WGM12	CS12	CS11	CS10	131
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	129
(0x7F)	DIDR1	-	-	-	-	-	-	AIN1D	AIN0D	242
(0x7E)	DIDR0	_	_	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	258



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
									Bit 0	i ugc
(0x7D)	Reserved	- DEE04	- DEE60	- ADLAR	_	MUX3	- MUVO	- MUV4	MUX0	054
(0x7C) (0x7B)	ADMUX ADCSRB	REFS1	REFS0 ACME	ADLAR –		- IVIUX3	MUX2 ADTS2	MUX1 ADTS1	ADTS0	254 257
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	255
(0x79)	ADCH	7.52.1	7.500	7.27.1.2	ADC Data Reg		7.5. 02	7.5. 0.	7.51.00	257
(0x78)	ADCL					gister Low byte				257
(0x77)	Reserved	_	_	_	-	-	-	_	_	
(0x76)	Reserved	-	-	-	=	-	-	-	=	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	_	_	_	-		-	_	-	
(0x73)	Reserved	_	-	-	_	_	_	_	-	
(0x72)	Reserved	_	-	_	_	-	-	_	_	
(0x71) (0x70)	Reserved TIMSK2	-	_	-	_	-	OCIE2B	OCIE2A	TOIE2	157
(0x70) (0x6F)	TIMSK1	_	_	ICIE1	_		OCIE2B OCIE1B	OCIE2A OCIE1A	TOIE1	134
(0x6E)	TIMSK0	_	_	- -	_	_	OCIE0B	OCIE0A	TOIE0	105
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	69
(0x6C)	PCMSK1	-	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	69
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	69
(0x6A)	Reserved	-	-	=	-	-	=	=	-	·
(0x69)	EICRA	-	_	-	-	ISC11	ISC10	ISC01	ISC00	66
(0x68)	PCICR	-	-	-	_	-	PCIE2	PCIE1	PCIE0	
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL				Oscillator Calib	ration Register				36
(0x65)	Reserved	- DDTM//	- DDTIM6	- DDTIM0	-	- DDTIM4	- PDODI	- PRIJOARTO	- DD4D0	
(0x64) (0x63)	PRR Reserved	PRTWI –	PRTIM2	PRTIM0	_	PRTIM1	PRSPI –	PRUSART0	PRADC -	40
(0x62)	Reserved	_						_	_	
(0x61)	CLKPR	CLKPCE	_	_	_	CLKPS3	CLKPS2	CLKPS1	CLKPS0	36
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	52
0x3F (0x5F)	SREG	I	T	Н	S	V	N	Z	С	10
0x3E (0x5E)	SPH	-	-	-	=	-	(SP10) 5.	SP9	SP8	12
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
0x3C (0x5C)	Reserved	-	-	-	-	=	-	-	-	
0x3B (0x5B)	Reserved	_	-	_	_	_	_	_	_	
0x3A (0x5A)	Reserved	_	-	_	_	-	_	_	_	
0x39 (0x59) 0x38 (0x58)	Reserved Reserved	_	_	_	_	-	-	_	_	
0x37 (0x57)	SPMCSR	SPMIE	(RWWSB) <sup>5.</sup>	_	(RWWSRE) <sup>5.</sup>	BLBSET	PGWRT	PGERS	SELFPRGEN	282
0x36 (0x56)	Reserved	-	-	_	-	-	-	-	-	
0x35 (0x55)	MCUCR	_	_	-	PUD	_	_	IVSEL	IVCE	
0x34 (0x54)	MCUSR	_	_	_	_	WDRF	BORF	EXTRF	PORF	
0x33 (0x53)	SMCR	_	-	-	-	SM2	SM1	SM0	SE	38
0x32 (0x52)	Reserved	_	-	-	-	-	-	-	_	
0x31 (0x51)	Reserved	-	-	-	_	_	_	_	_	
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	241
0x2F (0x4F)	Reserved	-	-	-	-	- Denist	-	-	-	100
0x2E (0x4E)	SPDR	SPIF	WCOL	-	SPI Data	Register –	-	-	SPI2X	169 168
0x2D (0x4D) 0x2C (0x4C)	SPSR SPCR	SPIE	SPE	DORD	MSTR	CPOL	- CPHA	SPR1	SPI2X SPR0	167
0x2C (0x4C) 0x2B (0x4B)	GPIOR2	OF IE	J GFE	טטטט		e I/O Register 2	OFFIA	Jr'n I	J- NU	25
0x2A (0x4A)	GPIOR1					e I/O Register 1				25
0x29 (0x49)	Reserved	-	_	-	-	=	-	-	-	
0x28 (0x48)	OCR0B			Ti	mer/Counter0 Outpo	ut Compare Regis	ster B			
0x27 (0x47)	OCR0A			Ti	mer/Counter0 Outpo	ut Compare Regis	ster A	-		
0x26 (0x46)	TCNT0				Timer/Cou	nter0 (8-bit)				
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	_	WGM02	CS02	CS01	CS00	
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	
0x23 (0x43)	GTCCR	TSM	_		-		-	PSRASY	PSRSYNC	138/159
0x22 (0x42)	EEARH			(1	EEPROM Address F					21
0x21 (0x41) 0x20 (0x40)	EEARL EEDR				EEPROM Address	ata Register	ıe			21
	EECR	_	_	EEPM1	EEPROM D	ata Hegister EERIE	EEMPE	EEPE	EERE	21
0x1F (0v3F)	LLON	_		LLC IVI I			LLIVIE L	LLFL	LLNL	25
0x1F (0x3F) 0x1E (0x3E)	GPIOR0				General Purpos	e I/O Redister ()				∠ე
0x1E (0x3E)	GPIOR0 EIMSK	_	-	_	General Purpos	e i/O Register u	-	INT1	INT0	
	GPIOR0 EIMSK EIFR	-	-		1	_	-	INT1 INTF1	INTO INTFO	67 67



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	_	_	_	_	_	PCIF2	PCIF1	PCIF0	
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	_	_	_	_	_	OCF2B	OCF2A	TOV2	157
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	135
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	_	_	_	_	_	_	_	_	
0x13 (0x33)	Reserved	_	_	_	_	_	_	_	_	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	_	_	_	_	_	_	_	_	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	_	_	_	_	_	_	_	_	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	87
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	87
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	87
0x08 (0x28)	PORTC	_	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	86
0x07 (0x27)	DDRC	-	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	86
0x06 (0x26)	PINC	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	86
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	86
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	86
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	86
0x02 (0x22)	Reserved	_	-	-	-	-	-	-	-	
0x01 (0x21)	Reserved	-	-	-	-	-	-	-	-	
0x0 (0x20)	Reserved	_	_	_	_	_	_	_	_	

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48/88/168 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
- 5. Only valid for ATmega88/168



# 5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTIONS	5	-		I
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd − 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF		1
MUL	Rd, Rr	•	R1:R0 ← Rd x Rr	None Z,C	2
	Rd, Rr	Multiply Unsigned			2
MULS MULSU		Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$ $R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C Z,C	
FMUL	Rd, Rr	Fractional Multiply Unsigned	,		2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUC	1	Deletine house	B0 B0 1 1 1	No.	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
JMP  JMP <sup>(1)</sup>	1.	Indirect Jump to (Z)	PC ← Z PC ← k	None	2
	k	Direct Jump		None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL (1)	1.	Indirect Call to (Z)	PC ← Z	None	3 4
CALL <sup>(1)</sup>	k	Direct Subroutine Call	PC ← k	None	
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0)$ PC $\leftarrow$ PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0)$ PC $\leftarrow$ PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1)$ PC $\leftarrow$ PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
DDEO	·	·			
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k k	Branch if Equal Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE BRCS	k k k	Branch if Equal Branch if Not Equal Branch if Carry Set	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$		1/2 1/2
BRNE	k k	Branch if Equal Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE BRCS	k k k	Branch if Equal Branch if Not Equal Branch if Carry Set	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$	None None	1/2 1/2
BRNE BRCS BRCC	k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	$ if (Z = 0) then PC \leftarrow PC + k + 1 $ $ if (C = 1) then PC \leftarrow PC + k + 1 $ $ if (C = 0) then PC \leftarrow PC + k + 1 $	None None None	1/2 1/2 1/2
BRNE BRCS BRCC BRSH	k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None None None	1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO	k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower	if $(Z = 0)$ then PC $\leftarrow$ PC + k + 1 if $(C = 1)$ then PC $\leftarrow$ PC + k + 1 if $(C = 0)$ then PC $\leftarrow$ PC + k + 1 if $(C = 0)$ then PC $\leftarrow$ PC + k + 1 if $(C = 0)$ then PC $\leftarrow$ PC + k + 1	None None None None	1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI	k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus	if $(Z = 0)$ then PC $\leftarrow$ PC + k + 1 if $(C = 1)$ then PC $\leftarrow$ PC + k + 1 if $(C = 0)$ then PC $\leftarrow$ PC + k + 1 if $(C = 0)$ then PC $\leftarrow$ PC + k + 1 if $(C = 1)$ then PC $\leftarrow$ PC + k + 1 if $(N = 1)$ then PC $\leftarrow$ PC + k + 1	None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL	k k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE	k k k k k k k k k k k k k k k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	if $(Z=0)$ then $PC \leftarrow PC + k + 1$ if $(C=1)$ then $PC \leftarrow PC + k + 1$ if $(C=0)$ then $PC \leftarrow PC + k + 1$ if $(C=0)$ then $PC \leftarrow PC + k + 1$ if $(C=1)$ then $PC \leftarrow PC + k + 1$ if $(N=1)$ then $PC \leftarrow PC + k + 1$ if $(N=0)$ then $PC \leftarrow PC + k + 1$ if $(N=0)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE	k k k k k k k k k k k k k k k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	if $(Z=0)$ then $PC \leftarrow PC + k + 1$ if $(C=1)$ then $PC \leftarrow PC + k + 1$ if $(C=0)$ then $PC \leftarrow PC + k + 1$ if $(C=0)$ then $PC \leftarrow PC + k + 1$ if $(C=1)$ then $PC \leftarrow PC + k + 1$ if $(N=1)$ then $PC \leftarrow PC + k + 1$ if $(N=0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V=0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V=0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V=0)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS	k k k k k k k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC	k k k k k k k k k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 0)$ then $PC \leftarrow PC + k + 1$ if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC BRTS	k k k k k k k k k k k k k	Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared Branch if T Flag Set	if $(Z=0)$ then $PC \leftarrow PC + k + 1$ if $(C=1)$ then $PC \leftarrow PC + k + 1$ if $(C=0)$ then $PC \leftarrow PC + k + 1$ if $(C=0)$ then $PC \leftarrow PC + k + 1$ if $(C=1)$ then $PC \leftarrow PC + k + 1$ if $(N=1)$ then $PC \leftarrow PC + k + 1$ if $(N=0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V=0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V=0)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V=1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V=1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V=1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V=1)$ then $PC \leftarrow PC + k + 1$ if $(N \oplus V=1)$ then $PC \leftarrow PC + k + 1$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2



BRICE   N	#Clocks
## ADD BYTEST MSTNECTONS  ## P.D. Set Bit in I/O Register  ## P.D. Clear Still I/O Register  ## P.D. Clear Register Still  ## P	1/2
Set   P.D.   Set Still for Register   10/PB to -1   None	1/2
ES         Re         Logoal Shift Left         DOT/Date 0         None           LSR         Re         Logoal Shift Left         RS(++++++++++++++++++++++++++++++++++++	_
ISB.   Ref	2
ISBN	2
FOIL	1
ROR         Red         Rotation Right Through Carry         BGT/P-C-Righty-Rejis-1, C-Righty         Z.C.N.V           SMAP         R6         Amminot Shift Right         R60 (- Rejis-1, Sec. B)         Z.C.N.V           SWAP         R6         Sero Nobles         R60 (- Rejis-1, Sec. B)         SECOLO         SERGIG           BCR         s         Play Sel         SERGIG (- 0         SERGIG           BCR         s         Play Clear         SERGIG (- 0         SERGIG           BCT         R.b         b         B1 Store from Register to T         T C-Righ)         T           BLD         R6.b         b         B1 Store from Register to T         T C-Righ)         N           BCC         L         SER Carry         C c-1         C         C           CLC         L         Clear Carry         C c-0         C         C           CLD         L         Clear Carry         C c-0         C         C           CLD         L         Clear Carry         C c-0         C         C           CLD         L         Clear Carry         C c-1         C         C           CLD         Clear Stepath Tear Flag         Z c-1         S         C         L	1
ASPA	1
SWAP	1
SECT   S	1
SEC   S	1
BST   Rf, b   Bit Store from Register to T   T ← Rf(t)   T   Nones	1
BLD	1
CLC	1
SEN	1
CLN	1
SEZ	1
CL2	1
SEE	1
GLI	1
Set Signed Test Flag	1
CLS	1
SET   Set Twos Complement Overflow	1
CLV	1
CLT         Clear T in SREG         T ← 0         T           SEH         Set Hall Carry Flag in SREG         H ← -1         H           CLH         Clear Hall Carry Flag in SREG         H ← -0         H           DATA TRANSFER INSTRUCTIONS           MOV         Rd, Rr         Move Between Registers         Rd ← Rr         None           MOV         Rd, Rr         Copy Register Word         Rd+:Rt         None           LDI         Rd, K         Load Indirect         Rd ← (X)         None           LD         Rd, K         Load Indirect         Rd ← (X)         None           LD         Rd, X         Load Indirect and Post-Inc.         Rd ← (X)         None           LD         Rd, X+         Load Indirect and Post-Inc.         Rd ← (Y)         None           LD         Rd, Y         Load Indirect and Post-Inc.         Rd ← (Y)         None           LD         Rd, Y+         Load Indirect and Post-Inc.         Rd ← (Y)         None           LD         Rd, Y+         Load Indirect and Post-Inc.         Rd ← (Z)         None           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z)         None           LD         Rd, Z+         Load Indirect wit	1
SEH   Set Half Carry Flag in SREG	1
CLH         Clear Half Carry Fiag in SREG         H ← 0         H           DATA TRANSFER INSTRUCTIONS           MOV         Rd, Rr         Move Between Registers         Rd ← Rr         None           MOVW         Rd, Rr         Copy Register Word         Rd + Rd + Rr + 1:Rr         None           LDI         Rd, K         Load Indirect         Rd ← K         None           LD         Rd, X         Load Indirect and Pre-Dec.         Rd ← (X)         None           LD         Rd, X         Load Indirect and Pre-Dec.         X ← X + 1, Rd ← (X)         None           LD         Rd, Y         Load Indirect and Pre-Dec.         X ← X + 1, Rd ← (X)         None           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None           LD         Rd, Z         Load Indirect and Pre-Dec.         Rd ← (Y + q)         None           LD         Rd, Z         Load Indirect and Pre-Dec.         Z ← Z + 1, Rd ← (Z)         None           LD         Rd, Z         Load Indi	1
DATA TRANSFER INSTRUCTIONS         MOV         Rd, Rr         Move Between Registers         Rd ← Rr         None           MOVW         Rd, Rr         Copy Register Word         Rd+tRd ← Rr+1:Rr         None           LDI         Rd, K         Load Immediate         Rd ← K         None           LD         Rd, X         Load Indirect and Post-Inc.         Rd ← (X)         None           LD         Rd, Y         Load Indirect and Pre-Dec.         X ← X − 1, Rd ← (X)         None           LD         Rd, Y         Load Indirect and Pre-Dec.         X ← X − 1, Rd ← (X)         None           LD         Rd, Y         Load Indirect and Post-Inc.         Rd ← (Y)         None           LD         Rd, Y+         Load Indirect and Pre-Dec.         Y ← Y − 1, Rd ← (Y)         None           LD         Rd, Y+         Load Indirect with Displacement         Rd ← (Y) + Q         None           LD         Rd, Y+         Load Indirect with Displacement         Rd ← (Z)         None           LD         Rd, Z+         Load Indirect with Displacement         Rd ← (Z)         None           LD         Rd, Z+         Load Indirect with Displacement         Rd ← (Z), Z ← Z+1, Rd ← (Z)         None           LD         Rd, Z+q         Load Indirect	1
MOV         Rd, Rr         Move Between Registers         Rd ← Rr         None           MOVW         Rd, Rr         Copy Register Word         Rd+1:Rd ← Rr+1:Rr         None           LDI         Rd, K         Load Inmediate         Rd ← K         None           LD         Rd, X         Load Indirect         Rd ← (X)         None           LD         Rd, X         Load Indirect and Pre-Dec.         X ← X + 1, Rd ← (X)         None           LD         Rd, Y         Load Indirect and Pre-Dec.         X ← X + 1, Rd ← (X)         None           LD         Rd, Y         Load Indirect and Pre-Dec.         X ← X + 1, Rd ← (Y)         None           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None           LD         Rd, Y         Load Indirect with Displacement         Rd ← (Y + q)         None           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z), Z ± 1         None           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z), Z ± 1         None           LD         Rd, Z = Load Indirect and Post-Inc.         Rd ← (Z), Z ± 1         None	1
MOVW   Rd, Rr   Copy Register Word   Rd+1:Rd ← Rr+1:Rr   None	1
LDI         Rd, K         Load Immediate         Rd ← K         None           LD         Rd, X         Load Indirect         Rd ← (X)         None           LD         Rd, X+         Load Indirect and Post-Inc.         Rd ← (X)         None           LD         Rd, Y+         Load Indirect and Pre-Dec.         X ← X - 1, Rd ← (X)         None           LD         Rd, Y         Load Indirect and Post-Inc.         Rd ← (Y)         None           LD         Rd, Y+         Load Indirect and Pre-Dec.         Y ← Y - 1, Rd ← (Y)         None           LD         Rd, Y+         Load Indirect and Pre-Dec.         Y ← Y - 1, Rd ← (Y)         None           LD         Rd, Y+         Load Indirect with Displacement         Rd ← (Z)         None           LD         Rd, Y+q         Load Indirect with Displacement         Rd ← (Z)         None           LD         Rd, Z+         Load Indirect and Pre-Dec.         Z ← Z - 1, Rd ← (Z)         None           LD         Rd, Z+         Load Indirect with Displacement         Rd ← (Z), Z ← Z+1         None           LDD         Rd, X+q         Load Indirect with Displacement         Rd ← (X)         None           LDD         Rd, X+q         Load Direct from SRAM         Rd ← (X)         No	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2
STDY+q,RrStore Indirect with Displacement $(Y+q) \leftarrow Rr$ NoneSTZ, RrStore Indirect $(Z) \leftarrow Rr$ NoneSTZ+, RrStore Indirect and Post-Inc. $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ NoneST-Z, RrStore Indirect and Pre-Dec. $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ NoneSTDZ+q,RrStore Indirect with Displacement $(Z+q) \leftarrow Rr$ NoneSTSk, RrStore Direct to SRAM $(k) \leftarrow Rr$ NoneLPMLoad Program MemoryR0 $\leftarrow$ (Z)NoneLPMRd, ZLoad Program MemoryRd $\leftarrow$ (Z)NoneLPMRd, Z+Load Program Memory and Post-IncRd $\leftarrow$ (Z), $Z \leftarrow Z + 1$ NoneSPMStore Program Memory $(Z) \leftarrow R1:R0$ None	2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2
LPM     Rd, Z     Load Program Memory     Rd $\leftarrow$ (Z)     None       LPM     Rd, Z+     Load Program Memory and Post-Inc     Rd $\leftarrow$ (Z), Z $\leftarrow$ Z+1     None       SPM     Store Program Memory     (Z) $\leftarrow$ R1:R0     None	2
LPM     Rd, Z+     Load Program Memory and Post-Inc     Rd $\leftarrow$ (Z), Z $\leftarrow$ Z+1     None       SPM     Store Program Memory     (Z) $\leftarrow$ R1:R0     None	3
SPM         Store Program Memory         (Z) ← R1:R0         None	3
	3
IN   Hd, P   In Port   Rd ← P   None	-
OUT D D: O4D-4	1
OUT     P, Rr     Out Port     P $\leftarrow$ Rr     None       PUSH     Rr     Push Register on Stack     STACK $\leftarrow$ Rr     None	2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: 1. These instructions are only available in ATmega168.



# 6. Ordering Information

# 6.1 ATmega48

Speed (MHz)	Power Supply	Ordering Code	Package <sup>(1)</sup>	Operational Range
		ATmega48V-10AI	32A	
		ATmega48V-10MI	32M1-A	
		ATmega48V-10PI	28P3	
10 <sup>(3)</sup>	40 55	ATmega48V-10AU <sup>(2)</sup>	32A	Industrial
10(3)	1.8 - 5.5	ATmega48V-10MMU <sup>(2)</sup>	28M1	(-40°C to 85°C)
		ATmega48V-10MU <sup>(2)</sup>	32M1-A	
		ATmega48V-10PU <sup>(2)</sup>	28P3	
		ATmega48-20AI	32A	
		ATmega48-20MI	32M1-A	
		ATmega48-20PI	28P3	la di catala l
20 <sup>(3)</sup>	2.7 - 5.5	ATmega48-20AU <sup>(2)</sup>	32A	Industrial
		ATmega48-20MMU <sup>(2)</sup>	28M1	(-40°C to 85°C)
		ATmega48-20MU <sup>(2)</sup>	32M1-A	
		ATmega48-20PU <sup>(2)</sup>	28P3	

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 26-1 on page 304 and Figure 26-2 on page 304.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)



	Package Type						
28M1	28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)						
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)						
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)						

# 6.2 ATmega88

Speed (MHz)	Power Supply	Ordering Code	Package <sup>(1)</sup>	Operational Range
		ATmega88V-10AI	32A	
		ATmega88V-10MI	32M1-A	
10 <sup>(3)</sup>	1.8 - 5.5	ATmega88V-10PI	28P3	Industrial
10(3)	1.6 - 5.5	ATmega88V-10AU <sup>(2)</sup>	32A	(-40°C to 85°C)
		ATmega88V-10MU <sup>(2)</sup>	32M1-A	
		ATmega88V-10PU <sup>(2)</sup>	28P3	
		ATmega88-20AI	32A	
		ATmega88-20MI	32M1-A	
20 <sup>(3)</sup>	0.7 5.5	ATmega88-20PI	28P3	Industrial
20(3)	2.7 - 5.5	ATmega88-20AU <sup>(2)</sup>	32A	(-40°C to 85°C)
		ATmega88-20MU <sup>(2)</sup>	32M1-A	
		ATmega88-20PU <sup>(2)</sup>	28P3	

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 26-1 on page 304 and Figure 26-2 on page 304.



Package Type			
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)		
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)		
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)		

# 6.3 ATmega168

Speed (MHz) <sup>(3)</sup>	Power Supply	Ordering Code	Package <sup>(1)</sup>	Operational Range
	1.8 - 5.5	ATmega168V-10AI	32A	
		ATmega168V-10MI	32M1-A	
10		ATmega168V-10PI	28P3	Industrial
10		ATmega168V-10AU <sup>(2)</sup>	32A	(-40°C to 85°C)
		ATmega168V-10MU <sup>(2)</sup>	32M1-A	
		ATmega168V-10PU <sup>(2)</sup>	28P3	
	0 2.7 - 5.5	ATmega168-20AI	32A	
		ATmega168-20MI	32M1-A	
20		ATmega168-20PI	28P3	Industrial
20		ATmega168-20AU <sup>(2)</sup>	32A	(-40°C to 85°C)
		ATmega168-20MU <sup>(2)</sup>	32M1-A	
		ATmega168-20PU <sup>(2)</sup>	28P3	

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. See Figure 26-1 on page 304 and Figure 26-2 on page 304.




Package Type			
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)		
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)		
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)		



# 7. Packaging Information

# 7.1 32A



### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	8.75	9.00	9.25	
D1	6.90	7.00	7.10	Note 2
Е	8.75	9.00	9.25	
E1	6.90	7.00	7.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001




2325 Orchard Parkway San Jose, CA 95131 TITLE


32A, 32-lead, 7 x 7 mm Body Size, 1.0 mm Body Thickness,
0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

B B DRAWING NO. REV.




# 7.2 28M1





Note: The terminal #1 ID is a Laser-marked Feature.



# **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
b	0.17	0.22	0.27	
С		0.20 REF		
D	3.95	4.00	4.05	
D2	2.35	2.40	2.45	
E	3.95	4.00	4.05	
E2	2.35	2.40	2.45	
е		0.45		
L	0.35	0.40	0.45	
у	0.00	_	0.08	
K	0.20	_	_	

10/24/08




Package Drawing Contact: packagedrawings@atmel.com

**TITLE 28M1,** 28-pad, 4 x 4 x 1.0 mm Body, Lead Pitch 0.45 mm, 2.4 x 2.4 mm Exposed Pad, Thermally Enhanced Plastic Very Thin Quad Flat No Lead Package (VQFN)

GPC	DRAWING NO.	REV.
ZBV	28M1	В





# 7.3 32M1-A






#### 7.4 28P3







Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

# **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	4.5724	
A1	0.508	_	_	
D	34.544	_	34.798	Note 1
Е	7.620	_	8.255	
E1	7.112	_	7.493	Note 1
В	0.381	_	0.533	
B1	1.143	_	1.397	
B2	0.762	_	1.143	
L	3.175	_	3.429	
С	0.203	_	0.356	
eB	_	_	10.160	
е	2.540 TYP			

09/28/01

В



2325 Orchard Parkway San Jose, CA 95131

TITLE  $\bf 28P3, \, 28\text{-lead} \, (0.300\mbox{"}/7.62 \; mm \, Wide) \; Plastic \, Dual \, Inline \, Package \, (PDIP)$  DRAWING NO. REV. 28P3



# 8. Errata

# 8.1 Errata ATmega48

The revision letter in this section refers to the revision of the ATmega48 device.

#### 8.1.1 Rev. D

- Interrupts may be lost when writing the timer registers in the asynchronous timer
- 1. Interrupts may be lost when writing the timer registers in the asynchronous timer. The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

### **Problem Fix/Workaround**

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

### 8.1.2 Rev. C

- Reading EEPROM when system clock frequency is below 900 kHz may not work
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Reading EEPROM when system clock frequency is below 900 kHz may not work
   Reading Data from the EEPROM at system clock frequency below 900 kHz may result in wrong data read.

### Problem Fix/Workaround

Avoid using the EEPROM at clock frequency below 900 kHz.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer. The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

### **Problem Fix/Workaround**

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

### 8.1.3 Rev. B

- Interrupts may be lost when writing the timer registers in the asynchronous timer
- 1. Interrupts may be lost when writing the timer registers in the asynchronous timer. The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

# **Problem Fix/Workaround**

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).



### 8.1.4 Rev A

- · Part may hang in reset
- Wrong values read after Erase Only operation
- Watchdog Timer Interrupt disabled
- Start-up time with Crystal Oscillator is higher than expected
- High Power Consumption in Power-down with External Clock
- Asynchronous Oscillator does not stop in Power-down
- . Interrupts may be lost when writing the timer registers in the asynchronous timer

### 1. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

### **Problem Fix/Workaround**

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

### 2. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

### Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

# 3. Watchdog Timer Interrupt disabled



If the watchdog timer interrupt flag is not cleared before a new timeout occurs, the watchdog will be disabled, and the interrupt flag will automatically be cleared. This is only applicable in interrupt only mode. If the Watchdog is configured to reset the device in the watchdog timeout following an interrupt, the device works correctly.

### Problem fix / Workaround

Make sure there is enough time to always service the first timeout event before a new watchdog timeout occurs. This is done by selecting a long enough time-out period.

# 4. Start-up time with Crystal Oscillator is higher than expected

The clock counting part of the start-up time is about 2 times higher than expected for all start-up periods when running on an external Crystal. This applies only when waking up by reset. Wake-up from power down is not affected. For most settings, the clock counting parts is a small fraction of the overall start-up time, and thus, the problem can be ignored. The exception is when using a very low frequency crystal like for instance a 32 kHz clock crystal.

#### Problem fix / Workaround

No known workaround.

### 5. High Power Consumption in Power-down with External Clock

The power consumption in power down with an active external clock is about 10 times higher than when using internal RC or external oscillators.

#### Problem fix / Workaround

Stop the external clock when the device is in power down.

### 6. Asynchronous Oscillator does not stop in Power-down

The Asynchronous oscillator does not stop when entering power down mode. This leads to higher power consumption than expected.

### Problem fix / Workaround

Manually disable the asynchronous timer before entering power down.

#### 7. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

### Problem Fix/Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).



# 8.2 Errata ATmega88

The revision letter in this section refers to the revision of the ATmega88 device.

#### 8.2.1 Rev. D

Interrupts may be lost when writing the timer registers in the asynchronous timer

### 1. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

#### Problem Fix/Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

#### 8.2.2 Rev. B/C

Not sampled.

#### 8.2.3 Rev. A

- Writing to EEPROM does not work at low Operating Voltages
- · Part may hang in reset
- · Interrupts may be lost when writing the timer registers in the asynchronous timer

# 1. Writing to EEPROM does not work at low operating voltages

Writing to the EEPROM does not work at low voltages.

### Problem Fix/Workaround

Do not write the EEPROM at voltages below 4.5 Volts.

This will be corrected in rev. B.

### 2. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.



#### Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

# 3. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

#### Problem Fix/Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

# 8.3 Errata ATmega168

The revision letter in this section refers to the revision of the ATmega168 device.

#### 8.3.1 Rev C

- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

### **Problem Fix/Workaround**

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

### 8.3.2 Rev B

- · Part may hang in reset
- Interrupts may be lost when writing the timer registers in the asynchronous timer

### 1. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:

- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.



- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

#### Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

### 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

#### Problem Fix/Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

# 8.3.3 Rev A

- Wrong values read after Erase Only operation
- · Part may hang in reset
- Interrupts may be lost when writing the timer registers in the asynchronous timer

### 1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

### **Problem Fix/Workaround**

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

### 2. Part may hang in reset

Some parts may get stuck in a reset state when a reset signal is applied when the internal reset state-machine is in a specific state. The internal reset state-machine is in this state for approximately 10 ns immediately before the part wakes up after a reset, and in a 10 ns window when altering the system clock prescaler. The problem is most often seen during In-System Programming of the device. There are theoretical possibilities of this happening also in run-mode. The following three cases can trigger the device to get stuck in a reset-state:



- Two succeeding resets are applied where the second reset occurs in the 10ns window before the device is out of the reset-state caused by the first reset.
- A reset is applied in a 10 ns window while the system clock prescaler value is updated by software.
- Leaving SPI-programming mode generates an internal reset signal that can trigger this case.

The two first cases can occur during normal operating mode, while the last case occurs only during programming of the device.

#### Problem Fix/Workaround

The first case can be avoided during run-mode by ensuring that only one reset source is active. If an external reset push button is used, the reset start-up time should be selected such that the reset line is fully debounced during the start-up time.

The second case can be avoided by not using the system clock prescaler.

The third case occurs during In-System programming only. It is most frequently seen when using the internal RC at maximum frequency.

If the device gets stuck in the reset-state, turn power off, then on again to get the device out of this state.

# 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

### Problem Fix/Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).



# 9. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

### 9.1 Rev. 2545R-07/09

- 1. Updated "Errata" on page 357.
- 2. Updated the last page with Atmel's new addresses.

# 9.2 Rev. 2545Q-06/09

- 1. Removed the heading "About". The subsections of this section is now separate sections, "Resources", "Data Retention" and "About Code Examples"
- 2. Updated "Ordering Information" on page 349.

# 9.3 Rev. 2545P-02/09

1. Removed Power-off slope rate from Table 28-3 on page 306.

# 9.4 Rev. 2545O-02/09

- 1. Changed minimum Power-on Reset Threshold Voltage (falling) to 0.05V in Table 28-3 on page 306.
- 2. Removed section "Power-on slope rate" from "System and Reset Characteristics" on page 306.

# 9.5 Rev. 2545N-01/09

- 1. Updated "Features" on page 1 and added the note "Not recommended for new designs".
- 2. Merged the sections Resources, Data Retention and About Code Examples under one common section, "Resources" on page 7.
- 3. Updated Figure 8-4 on page 34.
- Updated "System Clock Prescaler" on page 35.
- 5. Updated "Alternate Functions of Port B" on page 77.
- 6. Added section "" on page 306.
- 7. Updated "Pin Thresholds and Hysteresis" on page 329.



# 9.6 Rev. 2545M-09/07

- 1. Added "Data Retention" on page 7.
- 2. Updated "ADC Characteristics" on page 310.
- 3. "Preliminary" removed through the datasheet.

### 9.7 Rev. 2545L-08/07

- 1. Updated "Features" on page 1.
- 2. Updated code example in "MCUCR MCU Control Register" on page 63.
- 3. Updated "System and Reset Characteristics" on page 306.
- 4. Updated Note in Table 8-3 on page 29, Table 8-5 on page 30, Table 8-8 on page 33, Table 8-10 on page 33.

# 9.8 Rev. 2545K-04/07

- 1. Updated "Interrupts" on page 55.
- 2. Updated"Errata ATmega48" on page 357.
- 3. Changed description in "Analog-to-Digital Converter" on page 243.

# 9.9 Rev. 2545J-12/06

- 1. Updated "Features" on page 1.
- 2. Updated Table 1-1 on page 2.
- 3. Updated "Ordering Information" on page 349.
- 4. Updated "Packaging Information" on page 353.

# 9.10 Rev. 2545I-11/06

- 1. Updated "Features" on page 1.
- 2. Updated Features in "2-wire Serial Interface" on page 208.
- Fixed typos in Table 28-3 on page 306.

### 9.11 Rev. 2545H-10/06

- 1. Updated typos.
- 2. Updated "Features" on page 1.
- 3. Updated "Calibrated Internal RC Oscillator" on page 32.
- Updated "System Control and Reset" on page 44.
- 5. Updated "Brown-out Detection" on page 46.
- 6. Updated "Fast PWM Mode" on page 120.
- 7. Updated bit description in "TCCR1C Timer/Counter1 Control Register C" on page 132.



- 8. Updated code example in "SPI Serial Peripheral Interface" on page 160.
- 9. Updated Table 14-3 on page 100, Table 14-6 on page 101, Table 14-8 on page 102, Table 15-2 on page 129, Table 15-3 on page 130, Table 15-4 on page 131, Table 17-3 on page 153, Table 17-6 on page 154, Table 17-8 on page 155, and Table 27-5 on page 286.
- 10. Added Note to Table 25-1 on page 264, Table 26-5 on page 278, and Table 27-17 on page 299.
- 11. Updated "Setting the Boot Loader Lock Bits by SPM" on page 276.
- 12. Updated "Signature Bytes" on page 287
- 13. Updated "Electrical Characteristics" on page 302.
- 14. Updated "Errata" on page 357.

# 9.12 Rev. 2545G-06/06

- Added Addresses in Registers.
- Updated "Calibrated Internal RC Oscillator" on page 32.
- 3. Updated Table 8-12 on page 34, Table 9-1 on page 38, Table 10-1 on page 53, Table 13-3 on page 77.
- 4. Updated "ADC Noise Reduction Mode" on page 39.
- 5. Updated note for Table 9-2 on page 42.
- 6. Updatad "Bit 2 PRSPI: Power Reduction Serial Peripheral Interface" on page 43.
- 7. Updated "TCCR0B Timer/Counter Control Register B" on page 103.
- 8. Updated "Fast PWM Mode" on page 120.
- 9. Updated "Asynchronous Operation of Timer/Counter2" on page 150.
- 10. Updated "SPI Serial Peripheral Interface" on page 160.
- 11. Updated "UCSRnA USART MSPIM Control and Status Register n A" on page 205.
- 12. Updated note in "Bit Rate Generator Unit" on page 215.
- 13. Updated "Bit 6 ACBG: Analog Comparator Bandgap Select" on page 241.
- 14. Updated Features in "Analog-to-Digital Converter" on page 243.
- 15. Updated "Prescaling and Conversion Timing" on page 246.
- 16. Updated "Limitations of debugWIRE" on page 260.
- 17 Added Table 28-1 on page 305.
- 18. Updated Figure 15-7 on page 121, Figure 29-45 on page 338.
- 19. Updated rev. A in "Errata ATmega48" on page 357.
- 20. Added rev. C and D in "Errata ATmega48" on page 357.

# 9.13 Rev. 2545F-05/05

- 1. Added Section 3. "Resources" on page 7
- 2. Update Section 8.6 "Calibrated Internal RC Oscillator" on page 32.
- 3. Updated Section 27.8.3 "Serial Programming Instruction set" on page 299.
- 4. Table notes in Section 28.2 "DC Characteristics" on page 302 updated.
- Updated Section 34. "Errata" on page 357.



### 9.14 Rev. 2545E-02/05

- 1. MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
- 2. Updated "EECR The EEPROM Control Register" on page 21.
- 3. Updated "Calibrated Internal RC Oscillator" on page 32.
- 4. Updated "External Clock" on page 34.
- 5. Updated Table 28-3 on page 306, Table 28-6 on page 308, Table 28-2 on page 305and Table 27-16 on page 299
- 6. Added "Pin Change Interrupt Timing" on page 65
- 7. Updated "8-bit Timer/Counter Block Diagram" on page 89.
- 8. Updated "SPMCSR Store Program Memory Control and Status Register" on page 266.
- 9. Updated "Enter Programming Mode" on page 290.
- 10. Updated "DC Characteristics" on page 302.
- 11. Updated "Ordering Information" on page 349.
- 12. Updated "Errata ATmega88" on page 360 and "Errata ATmega168" on page 361.

### 9.15 Rev. 2545D-07/04

- 1. Updated instructions used with WDTCSR in relevant code examples.
- 2. Updated Table 8-5 on page 30, Table 28-4 on page 306, Table 26-9 on page 281, and Table 26-11 on page 282.
- 3. Updated "System Clock Prescaler" on page 35.
- Moved "TIMSK2 Timer/Counter2 Interrupt Mask Register" on page17.11.6 and "TIFR2 – Timer/Counter2 Interrupt Flag Register" on page17.11.7 to "Register Description" on page 152.
- 5. Updated cross-reference in "Electrical Interconnection" on page 209.
- 6. Updated equation in "Bit Rate Generator Unit" on page 215.
- 7. Added "Page Size" on page 288.
- 8. Updated "Serial Programming Algorithm" on page 298.
- 9. Updated Ordering Information for "ATmega168" on page 351.
- Updated "Errata ATmega88" on page 360 and "Errata ATmega168" on page 361.
- 11. Updated equation in "Bit Rate Generator Unit" on page 215.

# 9.16 Rev. 2545C-04/04

- 1. Speed Grades changed: 12MHz to 10MHz and 24MHz to 20MHz
- 2. Updated "Speed Grades" on page 304.
- 3. Updated "Ordering Information" on page 349.
- 4. Updated "Errata ATmega88" on page 360.



# 9.17 Rev. 2545B-01/04

- 1. Added PDIP to "I/O and Packages", updated "Speed Grade" and Power Consumption Estimates in 35. "Features" on page 1.
- Updated "Stack Pointer" on page 12 with RAMEND as recommended Stack Pointer value.
- 3. Added section "Power Reduction Register" on page 40 and a note regarding the use of the PRR bits to 2-wire, Timer/Counters, USART, Analog Comparator and ADC sections.
- 4. Updated "Watchdog Timer" on page 48.
- 5. Updated Figure 15-2 on page 129 and Table 15-3 on page 130.
- 6. Extra Compare Match Interrupt OCF2B added to features in section "8-bit Timer/Counter2 with PWM and Asynchronous Operation" on page 139
- 7. Updated Table 9-1 on page 38, Table 23-5 on page 258, Table 27-4 to Table 27-7 on page 285 to 287 and Table 23-1 on page 248. Added note 2 to Table 27-1 on page 284. Fixed typo in Table 12-1 on page 66.
- 8. Updated whole "Typical Characteristics" on page 314.
- 9. Added item 2 to 5 in "Errata ATmega48" on page 357.
- 10. Renamed the following bits:
  - SPMEN to SELFPRGEN
  - PSR2 to PSRASY
  - PSR10 to PSRSYNC
  - Watchdog Reset to Watchdog System Reset
- 11. Updated C code examples containing old IAR syntax.
- 12. Updated BLBSET description in "SPMCSR Store Program Memory Control and Status Register" on page 282.



# Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### International

Atmel Asia

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong

Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-

Yvelines Cedex France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel logo and combinations thereof, AVR® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.