

128Mbit SDRAM

2M x 16Bit x 4 Banks
Synchronous DRAM
LVTTL

Rev. 0.1
Sept. 2001

* Samsung Electronics reserves the right to change products or specification without notice.

Revision History**Revision 0.0 (Mar. 06, 2001)****Revision 0.1 (Sep. 06, 2001)**

- Redefined IDD1 & IDD4 in DC Characteristics
- Changed the Notes in Operating AC Parameter.
 - < Before >
 - 5. For 1H/1L, tRDL=1CLK and tDAL=1CLK+tRP is also supported .
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
 - < After >
 - 5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported.
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.

FEATURES

- ## GENERAL DESCRIPTION


ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S281632D-TC/L55	183MHz(CL=3)	LVTTTL	54 TSOP(II)
K4S281632D-TC/L60	166MHz(CL=3)		
K4S281632D-TC/L7C	133MHz(CL=2)		
K4S281632D-TC/L75	133MHz(CL=3)		
K4S281632D-TC/L1H	100MHz(CL=2)		
K4S281632D-TC/L1L	100MHz(CL=3)		

The diagram illustrates the internal architecture of the memory array and its control logic. At the top, the **Timing Register** receives external signals: **CLK**, **CKE**, **CS** (active low), **RAS** (active low), **CAS** (active low), **WE** (active low), **LDOM**, **UDOM**, and **LDQM**. It outputs control signals: **LRAS**, **LCBR**, **LWE**, **LCAS**, **LWCBR**, and **LDQM**. The **Address Register** receives **CLK** and **ADD** signals. It outputs to the **Bank Select** block and the **Row Buffer Refresh Counter**. The **Row Buffer Refresh Counter** is controlled by **LRAS** and **LCBR**. The **Row Decoder** receives signals from the **Bank Select** and the **Row Buffer Refresh Counter**. It outputs to four **2M x 16** memory banks. The **Col. Buffer** receives **LCAS** and **LWCBR** signals. It outputs to the **Column Decoder**. The **Column Decoder** outputs to the **Sense AMP**. The **Sense AMP** outputs to the **Output Buffer**. The **Output Buffer** outputs **DQi** signals. The **Data Input Register** receives **LWE** and **LDQM** signals. It outputs to the **Output Buffer**. The **Latency & Burst Length** block receives signals from the **Timing Register** and the **Output Buffer**. It outputs to the **Col. Buffer**. The **Programming Register** receives **LWCBR** and **LDQM** signals. It outputs to the **Latency & Burst Length** block.



PIN CONFIGURATION (Top view)



54Pin TSOP (II)
(400mil x 875mil)
(0.8 mm Pin pitch)

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
$\overline{\text{CS}}$	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA8
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{\text{RAS}}$	Row address strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
$\overline{\text{CAS}}$	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
$\overline{\text{WE}}$	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data input/output mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ 15	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VssQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on V _{DD} supply relative to Vss	V _{DD} , V _{DDQ}	-1.0 ~ 4.6	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	1	W
Short circuit current	I _{OS}	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, T_A = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V _{DD} , V _{DDQ}	3.0	3.3	3.6	V	4
Input logic high voltage	V _{IH}	2.0	3.0	V _{DD} +0.3	V	1
Input logic low voltage	V _{IL}	-0.3	0	0.8	V	2
Output logic high voltage	V _{OH}	2.4	-	-	V	I _{OH} = -2mA
Output logic low voltage	V _{OL}	-	-	0.4	V	I _{OL} = 2mA
Input leakage current	I _{LI}	-10	-	10	uA	3

Notes : 1. V_{IH} (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{DDQ},
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
4. The V_{DD} condition of K4S281632D-60 is 3.135V~3.6V.

CAPACITANCE (V_{DD} = 3.3V, T_A = 23°C, f = 1MHz, V_{REF} = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	C _{CLK}	2.5	4.0	pF	1
RAS, CAS, WE, CS, CKE, DQM	C _{IN}	2.5	5.0	pF	2
Address	C _{ADD}	2.5	5.0	pF	2
DQ ₀ ~ DQ ₁₅	C _{OUT}	4.0	6.5	pF	3

Notes : 1. -75/7C specify a maximum value of 3.5pF
2. -75/7C specify a maximum value of 3.8pF
3. -75/7C specify a maximum value of 6.0pF

DC CHARACTERISTICS


(Recommended operating condition unless otherwise noted, $T_A = 0$ to 70°C)

Parameter	Symbol	Test Condition		Version						Unit	Note
				-55	-60	-7C	-75	-1H	-1L		
Operating current (One bank active)	ICC1	Burst length = 1 trc ≥ trc(min) Io = 0 mA		130	130	110	100	100	100	mA	1
Precharge standby cur- rent in power-down mode	ICC2P	CKE ≤ VIL(max), tcc = 10ns		2						mA	
	ICC2PS	CKE & CLK ≤ VIL(max), tcc = ∞		2							
Precharge standby cur- rent in non power-down mode	ICC2N	CKE ≥ VIH(min), CS̄ ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns		20						mA	
	ICC2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable		10							
Active standby current in power-down mode	ICC3P	CKE ≤ VIL(max), tcc = 10ns		5						mA	
	ICC3PS	CKE & CLK ≤ VIL(max), tcc = ∞		5							
Active standby current in non power-down mode (One bank active)	ICC3N	CKE ≥ VIH(min), CS̄ ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns		30						mA	
	ICC3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable		25						mA	
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst 4Banks Activated tccd = 2CLKs		150	150	140	140	130	130	mA	1
Refresh current	ICC5	trc ≥ trc(min)		220	220	220	200	190	190	mA	2
Self refresh current	ICC6	CKE ≤ 0.2V	C	2						mA	3
			L	800						uA	4


- Notes :**
1. Measured with outputs open.
 2. Refresh period is 64ms.
 3. K4S281632D-TC**
 4. K4S281632D-TL**
 5. Unless otherwise noted, input swing level is CMOS($V_{IH}/V_{IL}=V_{DDQ}/V_{SSQ}$)

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value	Unit
AC input levels (V_{ih}/V_{il})	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$tr/tf = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

- Notes :** 1. The DC/AC Test Output Load of K4S281632D-60/55 is 30pF.
2. The V_{DD} condition of K4S281632D-60/55 is 3.135V~3.6V.

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol	Version					Unit	Note	
			- 55	- 60	- 7C	- 75	- 1H			-1L
Row active to row active delay		tRRD(min)	11	12	15	15	20	20	ns	1
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay		tRCD(min)	16.5	18	15	20	20	20	ns	1
Row precharge time		tRP(min)	16.5	18	15	20	20	20	ns	1
Row active time		tRAS(min)	38.5	42	45	45	50	50	ns	1
		tRAS(max)	100					us		
Row cycle time		tRC(min)	55	60	60	65	70	70	ns	1
Last data in to row precharge		tRDL(min)	2					CLK	2,5	
Last data in to Active delay		tDAL(min)	2 CLK + tRP					-	5	
Last data in to new col. address delay		tCDL(min)	1					CLK	2	
Last data in to burst stop		tBDL(min)	1					CLK	2	
Col. address to col. address delay		tCCD(min)	1					CLK	3	
Number of valid output data	CAS latency=3	2					ea	4		
	CAS latency=2	-		1						

- Notes :** 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. In 100MHz and below 100MHz operating conditions, $t_{RDL}=1CLK$ and $t_{DAL}=1CLK + 20ns$ is also supported. SAMSUNG recommends $t_{RDL}=2CLK$ and $t_{DAL}=2CLK + t_{RP}$.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	- 55		- 60		- 7C		- 75		- 1H		- 1L		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tcc	5.5	1000	6	1000	7.5	1000	7.5	1000	10	1000	10	1000	ns	1
	CAS latency=2		-		-		7.5		10		10		12			
CLK to valid output delay	CAS latency=3	tsac	-	5		5		5.4		5.4		6		6	ns	1,2
	CAS latency=2		-	-		-		5.4		6		6		7		
Output data hold time	CAS latency=3	toH	2		2.5		3		3		3		3		ns	2
	CAS latency=2		-		-		3		3		3		3			
CLK high pulse width		tCH	2		2.5		2.5		2.5		3		3		ns	3
CLK low pulse width		tCL	2		2.5		2.5		2.5		3		3		ns	3
Input setup time		tSS	1.5		1.5		1.5		1.5		2		2		ns	3
Input hold time		tSH	1		1		0.8		0.8		1		1		ns	3
CLK to output in Low-Z		tsLZ	1		1		1		1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5		5		5.4		5.4		6		6	ns	
	CAS latency=2			-		-		5.4		6		6		7		

- Notes :**
- Parameters depend on programmed CAS latency.
 - If clock rising time is longer than 1ns, $(tr/2-0.5)ns$ should be added to the parameter.
 - Assumed input rise and fall time $(tr \ \& \ tf) = 1ns$.
If $tr \ \& \ tf$ is longer than 1ns, transient time compensation should be considered,
i.e., $[(tr + tf)/2-1]ns$ should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS


Parameter	Symbol	Condition	Min	Typ	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

- Notes :**
- Rise time specification based on $0pF + 50 \ \Omega$ to V_{SS} , use these values to design to.
 - Fall time specification based on $0pF + 50 \ \Omega$ to V_{DD} , use these values to design to.
 - Measured into 50pF only, use these values to characterize to.
 - All measurements done with respect to V_{SS} .

IBIS SPECIFICATION


IOH Characteristics (Pull-up)

Voltage	100MHz 133MHz Min	100MHz 133MHz Max	66MHz Min
(V)	I (mA)	I (mA)	I (mA)
3.45		-2.4	
3.3		-27.3	
3.0	0.0	-74.1	-0.7
2.6	-21.1	-129.2	-7.5
2.4	-34.1	-153.3	-13.3
2.0	-58.7	-197.0	-27.5
1.8	-67.3	-226.2	-35.5
1.65	-73.0	-248.0	-41.1
1.5	-77.9	-269.7	-47.9
1.4	-80.8	-284.3	-52.4
1.0	-88.6	-344.5	-72.5
0.0	-93.0	-502.4	-93.0




IOL Characteristics (Pull-down)

Voltage	100MHz 133MHz Min	100MHz 133MHz Max	66MHz Min
(V)	I (mA)	I (mA)	I (mA)
0.0	0.0	0.0	0.0
0.4	27.5	70.2	17.7
0.65	41.8	107.5	26.9
0.85	51.6	133.8	33.3
1.0	58.0	151.2	37.6
1.4	70.7	187.7	46.6
1.5	72.9	194.4	48.0
1.65	75.4	202.5	49.5
1.8	77.0	208.6	50.7
1.95	77.6	212.0	51.5
3.0	80.3	219.6	54.2
3.45	81.4	222.6	54.9




V_{DD} Clamp @ CLK, CKE, $\overline{\text{CS}}$, DQM & DQ

V _{DD} (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31

**Minimum V_{DD} clamp current
(Referenced to V_{DD})****V_{SS} Clamp @ CLK, CKE, $\overline{\text{CS}}$, DQM & DQ**

V _{SS} (V)	I (mA)
-2.6	-57.23
-2.4	-45.77
-2.2	-38.26
-2.0	-31.22
-1.8	-24.58
-1.6	-18.37
-1.4	-12.56
-1.2	-7.57
-1.0	-3.37
-0.9	-1.75
-0.8	-0.58
-0.7	-0.05
-0.6	0.0
-0.4	0.0
-0.2	0.0
0.0	0.0

Minimum V_{SS} clamp current

SIMPLIFIED TRUTH TABLE

Command			CKEn-1	CKEn	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	DQM	BA0,1	A10/AP	A11, A9 ~ A0	Note
Register	Mode register set		H	X	L	L	L	L	X	OP code			1,2
Refresh	Auto refresh		H	H	L	L	L	H	X	X			3
	Self fefresh	Entry		L									3
		Exit	L	H	L	H	H	H	X	X			3
					H	X	X	X					3
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address		
Read & column address	Auto precharge disable		H	X	L	H	L	H	X	V	L	Column address (A0 ~ A8)	4
	Auto precharge enable										H		4,5
Write & column address	Auto precharge disable		H	X	L	H	L	L	X	V	L	Column address (A0 ~ A8)	4
	Auto precharge enable										H		4,5
Burst stop			H	X	L	H	H	L	X	X			6
Precharge	Bank selection		H	X	L	L	H	L	X	V	L	X	
	All banks									X	H		
Clock suspend or active power down		Entry	H	L	H	X	X	X	X	X			
					L	V	V	V					
		Exit	L	H	X	X	X	X	X				
Precharge power down mode		Entry	H	L	H	X	X	X	X	X			
					L	H	H	H					
		Exit	L	H	H	X	X	X	X				
					L	V	V	V					
DQM			H	X				V	X			7	
No operation command			H	X	H	X	X	X	X	X			
					L	H	H	H					

Notes : 1. OP Code : Operand code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.

If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)