

HIGH SPEED PWM CONTROLLER

FEATURES


- Complementary Outputs
- Practical Operation Switching Frequencies to 1 MHz
- 50-ns Propagation Delay to Output
- High Current Dual Totem Pole Outputs (1.5 A Peak)
- Wide Bandwidth Error Amplifier
- Fully Latched Logic With Double Pulse Suppression
- Pulse-by-Pulse Current Limiting
- Soft Start/Maximum Duty Cycle Control
- Under-Voltage Lockout with Hysteresis
- Low Start Up Current (1.1 mA)
- Trimmed Bandgap Reference (5.1 V \pm 1%)

DESCRIPTION

The UC1824 family of PWM control devices is optimized for high frequency switched mode power supply applications. Particular care was given to minimizing propagation delays through the comparators and logic circuitry while maximizing bandwidth and slew rate of the error amplifier. This controller is designed for use in either current mode or voltage mode systems with the capability for input voltage feed-forward.

Protection circuitry includes a current limit comparator with a 1-V threshold, a TTL compatible shutdown port, and a soft-start pin which doubles as a maximum duty cycle clamp. The logic is fully latched to provide jitter free operation and prohibit multiple pulses at an output. An under-voltage lockout section with 800 mV of hysteresis assures low start up current. During under-voltage lockout, the outputs are high impedance.

BLOCK DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DESCRIPTION (CONTINUED)

These devices feature totem pole outputs designed to source and sink high peak currents from capacitive loads, such as the gate of a power MOSFET. The on state is designed as a high level.


ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

| | VALUE | UNIT |
|--|------------|------|
| Supply voltage (pins 13, 15) | 30 | V |
| Output current, source or sink (pins 11, 14) | | |
| DC | 0.5 | A |
| Pulse (0.5 ms) | 2 | |
| Analog inputs | | |
| (Pins 1, 2, 7) | −0.3 TO 7 | V |
| (Pin 8, 9) | −0.3 TO 6 | |
| Clock output current (pin 4) | −5 | mA |
| Error amplifier output current (pin 3) | 5 | |
| Soft start sink current (pin 8) | 20 | |
| Oscillator charging current (pin 5) | −5 | |
| Power dissipation | 1 | W |
| Storage temperature range | −65 to 150 | °C |
| Lead temperature (soldering, 10 seconds) | 300 | |


(1) All voltages are with respect to GND (Pin 10); all currents are positive into, negative out of part; pin numbers refer to DIL-16 package.

(2) Consult Unitrode Integrated Circuit Databook for thermal limitations and considerations of package.


SOIC-16
DW PACKAGE
(TOP VIEW)



DIL-16
J OR N PACKAGE
(TOP VIEW)



PLCC-20 AND LCC-20
Q AND L PACKAGES
(TOP VIEW)



| PACKAGE PIN FUNCTION | |
|----------------------|-----|
| FUNCTION | PIN |
| N/C | 1 |
| INV | 2 |
| NI | 3 |
| E/A Out | 4 |
| Clock | 5 |
| N/C | 6 |
| RT | 7 |
| CT | 8 |
| Ramp | 9 |
| Soft Start | 10 |
| N/C | 11 |
| ILIM/SD | 12 |
| Gnd | 13 |
| Out | 14 |
| Pwr Gnd | 15 |
| N/C | 16 |
| Vc | 17 |
| INVOUT | 18 |
| VCC | 19 |
| VREF 5.1V | 20 |

ELECTRICAL CHARACTERISTICS

Unless otherwise stated, these specifications apply for, $R_T = 3.65k$, $C_T = 1\text{ nF}$, $V_{CC} = 15\text{ V}$, $-55^\circ\text{C} < T_A < 125^\circ\text{C}$ for the UC1824, $-40^\circ\text{C} < T_A < 85^\circ\text{C}$ for the UC2824, and $0^\circ\text{C} < T_A < 70^\circ\text{C}$ for the UC3824, $T_A = T_J$.

| PARAMETER | TEST CONDITIONS | UC1824 UC2824 | | | UC3824 | | | UNIT |
|---------------------------------------|--|------------------|------|------|--------|------|------|-------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| Reference Section | | | | | | | | |
| Output voltage | $T_J = 25^\circ\text{C}$, $I_O = 1\text{ mA}$ | 5.05 | 5.10 | 5.15 | 5 | 5.10 | 5.20 | V |
| Line regulation | $10\text{ V} < V_{CC} < 30\text{ V}$ | | 2 | 20 | | 2 | 20 | mV mV |
| Load regulation | $1\text{ mA} < I_O < 10\text{ mA}$ | | 5 | 20 | | 5 | 20 | |
| Temperature stability ⁽¹⁾ | $T_{MIN} < T_A < T_{MAX}$ | | 0.2 | 0.4 | | 0.2 | 0.4 | mV/°C |
| Total output variation ⁽¹⁾ | Line, Load, Temperature | 5 | | 5.20 | 4.95 | | 5.25 | V |
| Output noise voltage ⁽¹⁾ | $10\text{ Hz} < f < 10\text{ kHz}$ | | 50 | | | 50 | | μV |
| long term stability ⁽¹⁾ | $T_J = 125^\circ\text{C}$, 1000 hrs. | | 5 | 25 | | 5 | 25 | mV |
| Short circuit current | $V_{REF} = 0\text{ V}$ | -15 | -50 | -100 | -15 | -50 | -100 | mA |
| Oscillator Section | | | | | | | | |
| Initial accuracy ⁽¹⁾ | $T_J = 25^\circ\text{C}$ | 360 | 400 | 440 | 360 | 400 | 440 | kHz |
| Voltage stability ⁽¹⁾ | $10\text{ V} < V_{CC} < 30\text{ V}$ | | 0.2% | 2% | 0.2% | 2% | | |
| Temperature stability ⁽¹⁾ | $T_{MIN} < T_A < T_{MAX}$ | | 5% | | | 5% | | |
| Total variation ⁽¹⁾ | Line, Temperature | 340 | | 460 | 340 | | 460 | kHz |
| Clock out high | | 3.9 | 4.5 | | 3.9 | 4.5 | | V |
| Clock out low | | | 2.3 | 2.9 | | 2.3 | 2.9 | |
| Ramp peak ⁽¹⁾ | | 2.6 | 2.8 | 3 | 2.6 | 2.8 | 3 | |
| Ramp valley ⁽¹⁾ | | 0.7 | 1 | 1.25 | 0.7 | 1 | 1.25 | |
| Ramp valley to peak ⁽¹⁾ | | 1.6 | 1.8 | 2 | 1.6 | 1.8 | 2 | |
| Error Amplifier Section | | | | | | | | |
| Input offset voltage | | | 10 | | | 15 | | mV |
| Input bias current | | | 0.6 | 3 | 0.6 | 3 | | μA |
| Input offset current | | | 0.1 | 1 | 0.1 | 1 | | μA |
| Open loop gain | $1\text{ V} < V_O < 4\text{ V}$ | 60 | 95 | | 60 | 95 | | dB |
| CMRR | $1.5\text{ V} < V_{CM} < 5.5\text{ V}$ | 75 | 95 | | 75 | 95 | | |
| PSRR | $10\text{ V} < V_{CC} < 30\text{ V}$ | 85 | 110 | | 85 | 110 | | |
| Output sink current | $V_{PIN\ 3} = 1\text{ V}$ | 1 | 2.5 | | 1 | 2.5 | | mA |
| Output source current | $V_{PIN\ 3} = 4\text{ V}$ | -0.5 | -1.3 | | -0.5 | -1.3 | | |
| Output high voltage | $I_{PIN\ 3} = -0.5\text{ mA}$ | 4 | 4.7 | 5 | 4 | 4.7 | 5 | |
| Output low voltage | $I_{PIN\ 3} = 1\text{ mA}$ | 0 | 0.5 | 1 | 0 | 0.5 | 1 | V |
| Unity gain bandwidth ⁽¹⁾ | | 3 | 5.5 | | 3 | 5.5 | | MHz |
| Slew rate ⁽¹⁾ | | 6 | 12 | | 6 | 12 | | V/μs |
| PWM Comparator Section | | | | | | | | |
| Pin 7 bias current | $V_{PIN\ 7} = 0\text{ V}$ | | -1 | -5 | | -1 | -5 | μA |
| Duty cycle range | | | 0 | 80 | 0 | | 85 | % |
| Pin 3 zero dc threshold | $V_{PIN\ 7} = 0\text{ V}$ | 1.1 | 1.25 | | 1.1 | 1.25 | | V |
| Delay to output ⁽¹⁾ | | | 50 | 80 | | 50 | 80 | ns |
| Soft-Start Section | | | | | | | | |
| Charge current | $V_{PIN\ 8} = 0.5\text{ V}$ | 3 | 9 | 20 | 3 | 9 | 20 | μA |
| Discharge current | $V_{PIN\ 8} = 1\text{ V}$ | 1 | | | 1 | | | mA |
| Current Limit/Shutdown Section | | | | | | | | |
| Pin 9 bias current | $0 < V_{PIN\ 9} < 4\text{ V}$ | | 15 | | | 10 | | μA |

(1) This parameter not 100% tested in production but guaranteed by design.

ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise stated, these specifications apply for, $R_T = 3.65\text{k}$, $C_T = 1\text{nF}$, $V_{CC} = 15\text{V}$, $-55^\circ\text{C} < T_A < 125^\circ\text{C}$ for the UC1824, $-40^\circ\text{C} < T_A < 85^\circ\text{C}$ for the UC2824, and $0^\circ\text{C} < T_A < 70^\circ\text{C}$ for the UC3824, $T_A = T_J$.

| PARAMETER | TEST CONDITIONS | UC1824 UC2824 | | | UC3824 | | | UNIT |
|--------------------------------------|--|------------------|------|------|--------|------|------|---------------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| Current limit threshold | | 0.9 | 1 | 1.1 | 0.9 | 1 | 1.1 | V |
| Shutdown threshold | | 1.25 | 1.40 | 1.55 | 1.25 | 1.40 | 1.55 | |
| Delay to output | | 50 | 80 | | 50 | 80 | | ns |
| Output Section | | | | | | | | |
| Output low level | $I_{OUT} = 20\text{ mA}$ | 0.25 | 0.40 | | 0.25 | 0.40 | | V |
| | $I_{OUT} = 200\text{ mA}$ | 1.2 | 2.2 | | 1.2 | 2.2 | | |
| Output high level | $I_{OUT} = -20\text{ mA}$ | 13 | 13.5 | | 13 | 13.5 | | |
| | $I_{OUT} = -200\text{ mA}$ | 12 | 13 | | 12 | 13 | | |
| Collector leakage | $V_C = 30\text{ V}$ | 100 | 500 | | 10 | 500 | | μA |
| Rise/fall time ⁽²⁾ | $CL = 1\text{ nF}$ | 30 | 60 | | 30 | 60 | | ns |
| Under-Voltage Lockout Section | | | | | | | | |
| Start threshold | | 8.8 | 9.2 | 9.6 | 8.8 | 9.2 | 9.6 | V |
| UVLO hysteresis | | 0.4 | 0.8 | 1.2 | 0.4 | 0.8 | 1.2 | |
| Supply Current Section | | | | | | | | |
| Start up current | $V_{CC} = 8\text{ V}$ | 1.1 | 2.5 | | 1.1 | 2.5 | | mA |
| ICC | $V_{PIN\ 1}, V_{PIN\ 7}, V_{PIN\ 9} = 0\text{ V}; V_{PIN\ 2} = 1\text{ V}$ | 22 | 33 | | 22 | 33 | | |




(2) This parameter not 100% tested in production but guaranteed by design.

UC1824 Printed Circuit Board Layout Considerations

High speed circuits demand careful attention to layout and component placement. To assure proper performance of the UC1824 follow these rules:


1. Use a ground plane.
2. Damp or clamp parasitic inductive kick energy from the gate of driven MOSFETs. Do not allow the output pins to ring below ground. A series gate resistor or a shunt 1-A Schottky diode at the output pin serves this purpose.
3. Bypass V_{CC} , V_C , and V_{REF} . Use $0.1\text{-}\mu\text{F}$ monolithic ceramic capacitors with low equivalent series inductance. Allow less than 1 cm of total lead length for each capacitor between the bypassed pin and the ground plane.
4. Treat the timing capacitor, C_T , like a bypass capacitor.

Error Amplifier Circuit




Synchronized Operation


Two Units in Close Proximity




Generalized Synchronization




Oscillator Circuit




Primary Output Deadtime vs C_T ($3k \leq R_T \leq 100k$)




Timing Resistance vs Frequency




Primary Output Deadtime vs Frequency




Typical Non-Overlap Time (T_{NO}) Over Temperature



Non-Overlap Time (T_{NO})




Forward Technique for Off-Line Voltage Mode Application







Constant Volt-Second Clamp Circuit


The circuit shown here will achieve a constant volt-second product clamp over varying input voltages. The ramp generator components, R_T and C_R are chosen so that the ramp at Pin 9 crosses the 1V threshold at the same time the desired maximum volt-second product is reached. The delay through the functional nor block must be such that the ramp capacitor can be completely discharged during the minimum deadtime.



Output Section



Open-Loop Laboratory Test Fixture



UDG-92036-2

This test fixture is useful for exercising many of the UC1824's functions and measuring their specifications. As with any wideband circuit, careful grounding and bypass procedures should be followed. The use of a ground plane is highly recommended.

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|----------------------------|---------------|----------------------|----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| UC2824DW | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | UC2824DW |
| UC2824DW.A | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | UC2824DW |
| UC2824N | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | UC2824N |
| UC2824N.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | UC2824N |
| UC3824DW | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3824DW |
| UC3824DW.A | Active | Production | SOIC (DW) 16 | 40 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3824DW |
| UC3824DWTR | Active | Production | SOIC (DW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3824DW |
| UC3824DWTR.A | Active | Production | SOIC (DW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3824DW |
| UC3824N | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | UC3824N |
| UC3824N.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | UC3824N |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| UC3824DWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| UC3824DWTR | SOIC | DW | 16 | 2000 | 353.0 | 353.0 | 32.0 |

TUBE


*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| UC2824DW | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC2824DW.A | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC2824N | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| UC2824N.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| UC3824DW | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3824DW.A | DW | SOIC | 16 | 40 | 507 | 12.83 | 5080 | 6.6 |
| UC3824N | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| UC3824N.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated