



Micro Power Systems

MP7543

CMOS

Serial Input 12-Bit
Digital-to-Analog Converter

FEATURES

- 12-Bit DAC with Serial Digital Input Interface
- Nonlinearity $\pm 1/2$ LSB from T_{min} to T_{max}
- Lowest Sensitivity to Amplifier V_{os} Output Capacitance
- Full 4-Quadrant Multiplication
- Latch-Up Free
- Asynchronous CLEAR Input
- Serial Load On Positive or Negative Strokes
- +5 V Supply Operation

- Small Size
- Low Cost
- CDIP, PDIP, SOIC & PLCC Packages Available

BENEFITS

- Lower Assembly Costs
- Compatible with Serial Addressing Systems

GENERAL DESCRIPTION

The MP7543 is a precision, monolithic 12-bit CMOS 4-quadrant multiplying DAC designed for serial interface applications.

The MP7543 consists of two 12-bit registers, control logic and a 12-bit multiplying D/A converter. The input register (register A) is a 12-bit serial-in parallel-out shift register. Serial data at the SR1 pin is clocked into Register A on the leading or trailing edge (user selected) of the strobe input, with the MSB loaded first. Register B is a 12-bit parallel-in parallel-out register that follows register A. The contents of register A are loaded into register B under control of the Load inputs.


A CLEAR input is provided for the asynchronous resetting of register B to all 0's.

The MP7543 is manufactured using an advanced thin film on monolithic CMOS fabrication process. A unique decoding technique is utilized yielding excellent accuracy and stability. 12-bit linearity is achieved without laser trimming.

The MP7543 reduces the additional linearity errors due to output amplifier offset to only 330 μ V per millivolt of offset - half the value of a standard R-2R CMOS DAC design approach.

Specified for operation over the commercial / industrial (-40 to $+85^{\circ}\text{C}$) and military (-55 to $+125^{\circ}\text{C}$) temperature ranges, the MP7543 is available in Plastic and Ceramic dual-in-line, Surface Mount (SOIC), and Plastic Leaded Chip Carrier (PLCC) packages.


SIMPLIFIED BLOCK DIAGRAM




ORDERING INFORMATION

Package Type	Temperature Range	Part No.	Relative Accuracy	Differential Non-Linearity	Gain Error
Plastic Dip	-40 to +85°C	MP7543JN	±1 LSB	±2 LSB	±14.5 LSB
Plastic Dip	-40 to +85°C	MP7543KN	±1/2 LSB	±1 LSB	±14.5 LSB
Plastic Dip	-40 to +85°C	MP7543GKN	±1/2 LSB	±1 LSB	±1 LSB
SOIC	-40 to +85°C	MP7543JS	±1 LSB	±2 LSB	±14.5 LSB
SOIC	-40 to +85°C	MP7543KS	±1/2 LSB	±1 LSB	±14.5 LSB
PLCC	-40 to +85°C	MP7543JP	±1 LSB	±2 LSB	±14.5 LSB
PLCC	-40 to +85°C	MP7543KP	±1/2 LSB	±1 LSB	±14.5 LSB
Ceramic Dip	-40 to +85°C	MP7543AD	±1 LSB	±2 LSB	±14.5 LSB
Ceramic Dip	-40 to +85°C	MP7543BD	±1/2 LSB	±1 LSB	±14.5 LSB
Ceramic Dip	-40 to +85°C	MP7543GBD	±1/2 LSB	±2 LSB	±1 LSB
Ceramic Dip	-55 to +125°C	MP7543SD	±1 LSB	±2 LSB	±14.5 LSB
Ceramic Dip	-55 to +125°C	MP7543SD/883	±1 LSB	±2 LSB	±14.5 LSB
Ceramic Dip	-55 to +125°C	MP7543TD	±1/2 LSB	±1 LSB	±14.5 LSB
Ceramic Dip	-55 to +125°C	MP7543TD/883	±1/2 LSB	±1 LSB	±14.5 LSB
Ceramic Dip	-55 to +125°C	MP7543GTD	±1/2 LSB	±1 LSB	±2 LSB
Ceramic Dip	-55 to +125°C	MP7543GTD/883	±1/2 LSB	±1 LSB	±2 LSB


PIN CONFIGURATIONS



16 Pin CDIP, PDIP (0.300")



16 Pin SOIC
(Jedec, 0.300")



20 Pin PLCC
(0.350")



PIN OUT DEFINITIONS

PDIP, CDIP and SOIC

PIN NO.	NAME	DESCRIPTION
1	IOUT1	DAC current output pin. Normally terminated at op amp virtual ground.
2	IOUT2	DAC current output pin. Normally terminated at AGND.
3	AGND	Analog Ground.
4	STB1	Register A Strobe 1 input, <i>See Table 1.</i>
5	$\overline{\text{LD1}}$	DAC Register B Load 1 input. When $\overline{\text{LD1}}$ and $\overline{\text{LD2}}$ go low the contents of Register A are loaded into DAC Register B.
6	N/C	No Connection.
7	SRI	Serial Data Input to Register A.
8	STB2	Register A Strobe 2 input, <i>See Table 1.</i>
9	$\overline{\text{LD2}}$	DAC Register B Load 2 input. When $\overline{\text{LD1}}$ and $\overline{\text{LD2}}$ go low the contents of Register A are loaded into DAC Register B.
10	$\overline{\text{STB3}}$	Register A Strobe 3 input, <i>See Table 1.</i>
11	STB4	Register A Strobe 4 input, <i>See Table 1.</i>
12	DGND	Digital Ground.
13	$\overline{\text{CLR}}$	Register B CLEAR input (active LOW), can be used to asynchronously reset Register B to 0000 0000 0000.
14	VDD	+5 V Supply Input.
15	VREF	Reference input. Can be positive or negative DC voltage or AC signal.
16	RFB	DAC Feedback Resistor.

PLCC

PIN NO.	NAME	DESCRIPTION
1	N/C	No Connection.
2	IOUT1	DAC current output pin. Normally terminated at op amp virtual ground.
3	IOUT2	DAC current output pin. Normally terminated at AGND.
4	AGND	Analog Ground.
5	STB1	Register A Strobe 1 input, <i>See Table 1.</i>
6	N/C	No Connection.
7	$\overline{\text{LD1}}$	DAC Register B Load 1 input. When $\overline{\text{LD1}}$ and $\overline{\text{LD2}}$ go low the contents of Register A are loaded into DAC Register B.
8	N/C	No Connection.
9	SRI	Serial Data Input to Register A.
10	STB2	Register A Strobe 2 input, <i>See Table 1.</i>
11	N/C	No Connection.
12	$\overline{\text{LD2}}$	DAC Register B Load 2 input. When $\overline{\text{LD1}}$ and $\overline{\text{LD2}}$ go low the contents of Register A are loaded into DAC Register B.
13	$\overline{\text{STB3}}$	Register A Strobe 3 input, <i>See Table 1.</i>
14	STB4	Register A Strobe 4 input, <i>See Table 1.</i>
15	DGND	Digital Ground.
16	N/C	No Connection.
17	$\overline{\text{CLR}}$	Register B CLEAR input (active LOW), can be used to asynchronously reset Register B to 0000 0000 0000.
18	VDD	+5 V Supply Input.
19	VREF	Reference input. Can be positive or negative DC voltage or AC signal.
20	RFB	DAC Feedback Resistor.

ELECTRICAL CHARACTERISTICS

(VDD = + 5 V, VREF = +10 V unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Tmax Min Max	Units	Test Conditions/Comments
STATIC PERFORMANCE (1)							
Resolution (All Grades)	N	12			12	Bits	
Integral Non-Linearity (Relative Accuracy) J, A, S K, B, T, GT, GK, GB	INL			± 1 $\pm 1/2$	± 1 $\pm 1/2$	LSB	Best Fit Straight Line Spec. (Max INL – Min INL) / 2
Differential Non-Linearity J, A, S K, B, T, GT, GK, GB	DNL			± 2 ± 1	± 2 ± 1	LSB	Monotonicity: 11 Bits Guaranteed 12 Bits Guaranteed
Gain Error J, A, K, B, S, T GK, GB GT	GE			± 12.3 ± 1 ± 1	± 14.5 ± 1 ± 2	LSB	Using Internal Rfs
Gain Temperature Coefficient (2)	TCGE				2	ppm/°C	$\Delta \text{Gain} / \Delta \text{Temperature}$
Power Supply Rejection Ratio	PSRR			± 50	± 100	ppm/%	$ \Delta \text{Gain} / \Delta V_{DD} $ $\Delta V_{DD} = \pm 5\%$
Output Leakage Current J, K, A, B S, T	IOUT			± 1 ± 1	± 10 ± 200	nA	
DYNAMIC PERFORMANCE							
Current Output Settling Time (2)	ts			2	2	μsec	RL=100Ω, CL=13pF Full Scale Output Settles to 1/2 LSB of Final Value
AC Feedthrough at IOUT1 (2)	FT			2.5	2.5	mV p-p	VREF = 10KHz, 20 Vp-p, sinewave
REFERENCE INPUT							
Input Resistance	RIN	5	10	20	5 20	KΩ	
DIGITAL INPUTS (3)							
Logical "1" Voltage	VIH	3.0			3.0	V	
Logical "0" Voltage	UIL			0.8	0.8	V	
Input Leakage Current	ILKG			± 1	± 1	μA	
ANALOG OUTPUTS (2)							
Output Capacitance	COUT1 COUT1 COUT2 COUT2			260 100 50 210	260 100 50 210	pF pF pF pF	DAC Inputs all 1's DAC Inputs all 0's DAC Inputs all 1's DAC Inputs all 0's
POWER SUPPLY							
Supply Voltage	VDD	4.75		5.25	4.75 5.25	V	VDD = +5 V $\pm 5\%$ for specified performance
Supply Current	IDD			2.5	2.5	mA	All digital inputs = 0 V or all = 5 V

**ELECTRICAL CHARACTERISTICS (CONT'D)**

Parameter	Symbol	25°C		Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min		
SWITCHING CHARACTERISTICS (2, 4)							
Serial Input to Strobe Set-up Time	tDS1	50			100	ns	STB1 used as a strobe
Serial Input to Strobe Set-up Time	tDS4	0			0	ns	STB4 used as a strobe
Serial Input to Strobe Set-up Time	tDS3	0			0	ns	STB3 used as a strobe
Serial Input to Strobe Set-up Time	tDS2	20			40	ns	STB2 used as a strobe
Serial Input to Strobe Hold Time	tDH1	30			60	ns	STB1 used as a strobe
Serial Input to Strobe Hold Time	tDH4	80			160	ns	STB4 used as a strobe
Serial Input to Strobe Hold Time	tDH3	80			160	ns	STB3 used as a strobe
Serial Input to Strobe Hold Time	tDH2	60			120	ns	STB2 used as a strobe
SRI Data Pulse Width	tSRI	80			160	ns	
STB1 Pulse Width	tSTB1	80			160	ns	
STB4 Pulse Width	tSTB4	100			200	ns	
STB3 Pulse Width	tSTB3	100			200	ns	
STB2 Pulse Width	tSTB2	80			160	ns	
Load Pulse Width	tLD1, 2	150			300	ns	
Minimum time between strobing Reg. A and loading Reg. B	tASB	0			0	ns	
CLR pulse width	tCLR	200			400	ns	

NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode and $\pm 10V$ for bipolar.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.

Specifications are subject to change without notice


ABSOLUTE MAXIMUM RATINGS (1, 2) (TA = +25°C unless otherwise noted)

V _{DD} to GND	+7 V	Package Power Dissipation Rating to 75°C	
Digital Input Voltage to GND (2)	GND -0.5 to V _{DD} +0.5 V	CDIP	450mW
I _{OUT1} , I _{OUT2} to GND	GND -0.5 to V _{DD} +0.5 V	Derates above 75°C	6mW/°C
V _{REF} to GND (2)	± 25 V	Package Power Dissipation Rating to 70°C	
V _{RFB} to GND (2)	± 25 V	PDIP, SOIC, PLCC	670mW
Storage Temperature	-65°C to +150°C	Derates above 70°C	8.3mW/°C
Lead Temperature (Soldering, 10 seconds)	+300°C		

NOTES:

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- (2) Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100 μ s.

TIMING DIAGRAM



MP7543 Logic Inputs							MP7543 Operation	Notes
Register A Control Inputs				Register B Control Inputs				
STB4	STB3	STB2	STB1	CLR	LD2	LD1		
0	1	0		X	X	X	Data appearing at SRI strobed into Register A	2, 3
0	1		0	X	X	X	Data appearing at SRI strobed into Register A	2, 3
0		0	0	X	X	X	Data appearing at SRI strobed into Register A	2, 3
	1	0	0	X	X	X	Data appearing at SRI strobed into Register A	2, 3
1	X	X	X				No Operation (Register A)	3
X	0	X	X					
X	X	1	X					
X	X	X	1					
				0	X	X	Clear Register B to code 0000 0000 0000 (Asynchronous)	1, 3
				1	1	X	No Operation (Register B)	3
				1	X	1		
				1	0	0	Load Register B with the contents of Register A	3

NOTES

- CLR = 0 Asynchronously resets Register B to 0000 0000 0000, but has no effect on Register A.
- Serial data is loaded into Register A MSB first, on edges shown ↗ is positive edge, ↘ is negative edge.
- 0 = Logic LOW, 1 = Logic HIGH, X = Don't Care.

Table 1. Truth Table



APPLICATION NOTES

Refer to Applications Section for Additional Information




Figure 1. MP7543 8085 Interface




Figure 2. MP7543 MC6800 Interface