

Complementary Switch FET Drivers

Check for Samples: UC1714, UC1715, UC2714, UC2715, UC3714, UC3715

FEATURES


- Single Input (PWM and TTL Compatible)
- High-Current Power FET Driver, 1-A Source and 2-A Sink
- Auxiliary Output FET Driver, 0.5-A Source and 1-A Sink
- Time Delays Between Power and Auxiliary Outputs Independently Programmable from 50 to 500-ns
- Time Delay or True Zero-Voltage Operation Independently Configurable for Each Output
- Switching Frequency to 1 MHz
- Typical 50-ns Propagation Delays
- ENBL Pin Activates 220-µA Sleep Mode
- Power Output is Active-Low in Sleep Mode
- Synchronous Rectifier Driver

DESCRIPTION

These two families of high speed drivers designed provide drive waveforms to complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on these drivers. The delay pins also have true-zero voltage-sensing capability allows immediate activation corresponding switch when zero voltage is applied. These devices require a PWM-type input to operate and interface with commonly available PWM controllers.

In the UC1714 series, the AUX output is inverted to allow driving a p-channel MOSFET. In the UC1715 series, the two outputs are configured in a true complementary fashion.

BLOCK DIAGRAM



Pin numbers refer to J, N and D packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ABSOLUTE MAXIMUM RATINGS(1)(2)

| | | | | MIN | MAX | UNIT |
|-----------------|---|------------|--|------|------|------|
| | Auxiliary Driver IOH | continuous | | | -100 | mA |
| | | peak | | | -500 | mA |
| | Auxiliary Driver IOL | continuous | | | 200 | mA |
| | | peak | | | 1 | Α |
| | Input Voltage Range (INPUT, ENBL) | | | -0.3 | 20 | V |
| | Power Driver IOH | continuous | | | -200 | mA |
| | | peak | | | -1 | Α |
| | Power Driver IOL | continuous | | | 400 | mA |
| | | peak | | | 2 | Α |
| V _{CC} | Supply voltage | | | | 20 | V |
| | Lead Temperature (Soldering 10 seconds) | | | 300 | °C | |
| | Operating Junction Temperature ⁽³⁾ | | | | 150 | °C |
| | Storage Temperature Range | | | -65 | 150 | °C |

(1) Consult the Packaging Section at the end of this datasheet for thermal limitations and specifications of packages.

(3) Unless otherwise indicated, voltages are referenced to ground and currents are positive into, negative out of, the specified terminals.

ELECTRICAL CHARACTERISTICS

Unless otherwise stated, V_{CC} = 15 V, ENBL \geq 2 V, R_T1 = 100 k Ω from T1 to GND, R_T2 = 100 k Ω from T2 to GND, and -55° C < T_A < 125 $^{\circ}$ C for the UC1714 and UC1715, -40° C < T_A < 85 $^{\circ}$ C for the UC2714 and UC2715, and 0 $^{\circ}$ C < T_A < 70 $^{\circ}$ C for the UC3714 and UC3715, T_A = T_J

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---------------------------------------|-----------------------------|--|-----|-------|-----|------|--|
| Overall | | | | | * | | |
| V _{CC} | | | 7 | | 20 | V | |
| Icc | Nominal | ENBL = 2 V | | 18 | 24 | mA | |
| | Sleep mode | ENBL = 0.8 V | | 200 | 300 | μΑ | |
| Power D | river (PWR) | | | | | | |
| | Pre turn-on PWR output, low | V _{CC} = 0 V, I _{OUT} = 10 mA, ENBL at 0.8 V | | 0.3 | 1.6 | V | |
| V _{PWR} | PWR output low, sat. | INPUT = 0.8 V, I _{OUT} = 40 mA | | 0.3 | 0.8 | V | |
| | | INPUT = 0.8 V, I _{OUT} = 400 mA | | 2.1 | 2.8 | V | |
| V _{CC} - V _{PWR} | PWR output high, sat. | INPUT = 2 V, I _{OUT} = −20 mA | | 2.1 | 3 | V | |
| | | INPUT = 2 V, I _{OUT} = −200 mA | | 2.3 | 3 | V | |
| | Rise time | C _L = 2200 pF | | 30 | 60 | ns | |
| | Fall time | C _L = 2200 pF | | 25 | 60 | ns | |
| | T1 Delay, AUX to PWR | INPUT rising edge, $R_T 1 = 10 \text{ k}\Omega^{(1)}$ | 20 | 35 | 80 | | |
| | | INPUT rising edge, $R_T 1 = 100 \text{ k}\Omega^{(1)}$ | 350 | 500 | 700 | ns | |
| | PWR Prop Delay | INPUT falling edge, 50% (2) | | 35 | 100 | ns | |
| Auxiliary | Driver (AUX) | | | | | | |
| V _{AUX} | AUX output low, sat. | V _{IN} = 2 V, I _{OUT} = 20 mA | | 0.3 | 0.8 | | |
| | | V _{IN} = 2 V, I _{OUT} = 200 mA | | 1.8 | 2.6 | V | |
| V _{CC} – | AUX output high, sat. | V _{IN} = 0.8 V, I _{OUT} = -10 mA | | 2.1 | 3 | V | |
| V_{AUX} | | V _{IN} = 0.8 V, I _{OUT} = -100 mA | | 2.3 3 | | | |
| | Rise Time | C _L = 1000 pF | | 45 | 60 | ns | |

⁽¹⁾ T1 delay is defined from the 50% point of the transition edge of AUX to the 10% of the rising edge of PWR. T2 delay is defined from the 90% of the falling edge of PWR to the 50% point of the transition edge of AUX.

Submit Documentation Feedback

⁽²⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ Propagation delay times are measured from the 50% point of the input signal to the 10% point of the output signal's transition with no load on outputs.




ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise stated, V_{CC} = 15 V, ENBL \geq 2 V, R_T1 = 100 k Ω from T1 to GND, R_T2 = 100 k Ω from T2 to GND, and -55° C < T_A < 125°C for the UC1714 and UC1715, -40° C < T_A < 85°C for the UC2714 and UC2715, and 0°C < T_A < 70°C for the UC3714 and UC3715, T_A = T_J


| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|-----------------------|---|-----|------|-----|------|
| | Fall Time | C _L = 1000 pF | | 30 | 60 | ns |
| | T2 Delay, PWR to AUX | INPUT falling edge, $R_T 2 = 10 \text{ k}\Omega^{(1)}$ | 20 | 50 | 80 | |
| | | INPUT falling edge, $R_T 2 = 100 \text{ k}\Omega^{(1)}$ | 250 | 350 | 550 | ns |
| | AUX Prop Delay | INPUT rising edge, 50% ⁽²⁾ | | 35 | 80 | ns |
| Enable | (ENBL) | | | | | |
| | Input Threshold | | 0.8 | 1.2 | 2 | V |
| I _{IH} | Input Current | ENBL = 15 V | | 1 | 10 | μΑ |
| I _{IL} | Input Current | ENBL = 0 V | | -1 | -10 | μΑ |
| T1 | | | | | | |
| | Current Limit | T1 = 0 V | | -1.6 | -2 | mA |
| | Nominal Voltage at T1 | | 2.7 | 3 | 3.3 | V |
| | Minimum T1 Delay | T1 = 2.5 V ⁽¹⁾ | | 40 | 70 | ns |
| T2 | | | | | | |
| | Current Limit | T2 = 0 V | | -1.2 | -2 | mA |
| | Nominal Voltage at T2 | | 2.7 | 3 | 3.3 | V |
| | Minumum T2 Delay | $T2 = 2.5 V^{(1)}$ | | 50 | 100 | ns |
| Input (| INPUT) | | | | | |
| | Input Threshold | | 0.8 | 1.4 | 2 | V |
| I _{IH} | Input Current | INPUT = 15 V | | 1 | 10 | μA |
| I _{IL} | Input Current | INPUT = 0 V | | -5 | -20 | μA |

DEVICE INFORMATION

DIL-8, SOIC-8; J or N, D Packages (TOP VIEW)



SOIC-16; DP Package (TOP VIEW)





PIN DESCRIPTIONS

- AUX The AUX switches immediately at the rising edge of INPUT'but waits through the T2 delay after the falling edge of INPUT before switching. AUX is capable of sourcing 0.5 A and sinking 1 A of drive current. See the Time Relationships diagram below (Figure 1) for the differences between the UC1714 and UC1715 for INPUT, MAIN, and AUX. During sleep mode, AUX is inactive with a high impedance.
- ENBL The ENBL input switches at TTL logic levels (approximately 1.2 V), and the input range is from 0 to 20 V. The ENBL input places the device into sleep mode when it is a logical low. The current into VCC during the sleep mode is typically 220 μA.
- **GND** This is the reference pin for all input voltages and the return point for all device currents. GND carries the full peak sinking current from the outputs. Any tendency for the outputs to ring below GND voltage must be damped or clamped such that GND remains the most negative potential.
- **INPUT** The input switches at TTL logic levels (approximately 1.4 V) but the allowable range is from 0 to 20 V, allowing direct connection to most common IC PWM controller outputs. The rising edge immediately switches the AUX output, and initiates a timing delay, T1, before switching on the PWR output. Similarly, the INPUT falling edge immediately turns off the PWR output and initiates a timing delay, T2, before switching the AUX output.


 Note that if the input signal comes from a controller with FET drive capability, this signal provides another
 - Note that if the input signal comes from a controller with FET drive capability, this signal provides another option. INPUT and PWR provide a delay only at the leading edge while INPUT and AUX provide the delay at the trailing edge.
- **PWR** The PWR output waits for the T1 delay after the rising edge of INPUT before switching on, but switches off immediately at the falling edge of INPUT'(neglecting propagation delays). This output is capable of sourcing 1 A and sinking 2 A of peak gate-drive current. PWR output includes a passive, self-biased circuit which holds this pin active low, when ENBL ≤ 0.8V regardless of the voltage of VCC.
- T1 A resistor to ground programs the time delay between the AUX switch turnoff and PWR turnon.
- This pin functions in the same way as T1 but controls the time delay between PWR turnoff and activation of the AUX switch.
- T1, T2 The resistor on each of these pins sets the charging current on internal timing capacitors to provide independent time control. The nominal voltage level at each pin is 3 V and the current is internally limited to 1 mA. The total delay from INPUT to each output includes a propagation delay in addition to the programmable timer but because the propagation delays are approximately equal, the relative time delay between the two outputs can be assumed to be solely a function of the programmed delays. The relationship of the time delay vs. RT is shown in the TYPICAL CHARACTERISTICS curves (see Figure 2). Either or both pins are alternatively used for voltage sensing in lieu of delay programming, which is done by pulling the timer pins below their nominal voltage level which immediately activates the timer output.
- VCC The V_{CC} input range is from 7 to 20 V. This pin must be bypassed with a capacitor to GND consistent with peak load current demands.


Submit Documentation Feedback

Copyright © 1999–2013, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS





(2) T1 delay is defined from the 50% point of the transition edge of AUX to the 10% of the rising edge of PWR. T2 delay is defined from the 90% of the falling edge of PWR to the 50% point of the transition edge of AUX.

Figure 1.




Figure 2.






Figure 4.



TYPICAL CHARACTERISTICS (continued) T2 DEADBAND







TYPICAL APPLICATIONS




Figure 7. Typical Application With Timed Delays





Figure 8. Using The Timer Input For Zero-Voltage Sensing



Wake-up occurs with the first pulse while turnoff is determined by the (RTO CTO) time constant.

Figure 9. Self-Actuated Sleep Mode With The Absence Of An Input PWM Signal








Figure 10. Using The UC1715 As A Complementary Synchronous Rectifier Switch Driver With N-Channel FETs



 V_{IN} is limited to 10 V as V_{CC} rises to approximately $2V_{IN}$.

Figure 11. Synchronous Rectifier Application With A Charge Pump To Drive The High-Side N-Channel Buck Switch



With active reset provided by the UC1714 driving an N-channel switch (Q1) and a P-channel auxiliary switch (Q2).

Figure 12. Typical Forward Converter Topology






Figure 13. Using An N-Channel Active Reset Switch With A Floating Drive Command



REVISION HISTORY

| Changes from Revision A (January 2002) to Revision B | | | | | | |
|--|---|---|--|--|--|--|
| • | Added TI's general Absolute Maximum Ratings table note to end of Absolute Maximum table | 2 | | | | |
| • | Changed ENBL ≥ 0.8V to ENBL ≤ 0.8V in PWR pin description | 4 | | | | |
| • | Changed layout from Unitrode Products datasheet to TI datasheet | 8 | | | | |

Submit Documentation Feedback

www.ti.com

23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | 3. | | Part marking (6) |
|-----------------------|--------|---------------|----------------|-----------------------|------|-------------------------------|---------------------|-----------|------------------|
| | (., | (2) | | | (0) | (4) | (5) | | (0) |
| UC2714D | Active | Production | SOIC (D) 8 | 75 TUBE | Yes | NIPDAU | Level-2-250C-1 YEAR | -40 to 85 | UC2714D |
| UC2714D.A | Active | Production | SOIC (D) 8 | 75 TUBE | Yes | NIPDAU | Level-2-250C-1 YEAR | -40 to 85 | UC2714D |
| UC2714DG4 | Active | Production | SOIC (D) 8 | 75 TUBE | Yes | NIPDAU | Level-2-250C-1 YEAR | -40 to 85 | UC2714D |
| UC2714DTR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-250C-1 YEAR | -40 to 85 | UC2714D |
| UC2714DTR.A | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-250C-1 YEAR | -40 to 85 | UC2714D |
| UC2715D | Active | Production | SOIC (D) 8 | 75 TUBE | Yes | NIPDAU | Level-2-250C-1 YEAR | -40 to 85 | UC2715D |
| UC2715D.A | Active | Production | SOIC (D) 8 | 75 TUBE | Yes | NIPDAU | Level-2-250C-1 YEAR | -40 to 85 | UC2715D |
| UC2715DTR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | UC2715D |
| UC2715DTR.A | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | UC2715D |
| UC3714D | Active | Production | SOIC (D) 8 | 75 TUBE | Yes | NIPDAU | Level-2-250C-1 YEAR | 0 to 70 | UC3714D |
| UC3714D.A | Active | Production | SOIC (D) 8 | 75 TUBE | Yes | NIPDAU | Level-2-250C-1 YEAR | 0 to 70 | UC3714D |
| UC3715D | Active | Production | SOIC (D) 8 | 75 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3715D |
| UC3715D.A | Active | Production | SOIC (D) 8 | 75 TUBE | Yes | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | UC3715D |
| UC3715DTR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-250C-1 YEAR | 0 to 70 | UC3715D |
| UC3715DTR.A | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-250C-1 YEAR | 0 to 70 | UC3715D |

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| UC2714DTR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| UC2715DTR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| UC3715DTR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |

www.ti.com 25-Jul-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------|--------------|-----------------|------|------|-------------|------------|-------------|
| UC2714DTR | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| UC2715DTR | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| UC3715DTR | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------|--------------|--------------|------|-----|--------|--------|--------|--------|
| UC2714D | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| UC2714D.A | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| UC2714DG4 | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| UC2715D | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| UC2715D.A | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| UC3714D | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| UC3714D.A | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| UC3715D | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| UC3715D.A | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated