TLCS-90 Series TMP90C802A/803A

CMOS 8–Bit Microcontrollers

TMP90C802AP/TMP90C802AM

TMP90C803AP/TMP90C803AM

1. Outline and Characteristics

The TMP90C802A is a high-speed advanced 8-bit microcontroller applicable to a variety of equipment.

With its 8-bit CPU, ROM, RAM, timer/event counter and general-purpose serial interface integrated into a single CMOS chip, the TMP90C802A allows the expansion of external memories (up to 56K byte). The TMP90C803A is the same as the TMP90C802A but without the ROM

The TMP90C802AP/803AP is in a DIP product. The TMP90C802AM/8803AM is in a SOP (Small Outline Package).

The characteristics of the TMP90C802A include:

 Powerful instructions: 163 basic instructions, including Multiplication, division, 16-bit arithmetic operations, bit manipulation instructions

- (2) Minimum instruction executing time: 320ns (at 12.5MHz oscillation frequency)
- (3) Internal ROM: 8K byte (The TMP90C803A does not have a built-in ROM.)
- (4) Internal RAM: 256 byte
- (5) Memory expansion External memory: 56K byte
- (6) General-purpose serial interface (1 channel) Asynchronous mode, I/O interface mode
- (7) 8-bit timers (4 channels): (1 external clock input)
- (8) Port with zero cross detection circuit (1 input)
- (9) Input/Output ports (TMP90C802A: 32 pins, 90C803A: 6 pins)
- (10) Interrupt function: 8 internal interrupts and 3 external interrupts
- (11) Micro Direct Memory Access (DMA) function (4 channels)
- (12) Watchdog timer
- (13) Standby function (4 HALT modes)

The information contained herein is presented only as guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. These TOSHIBA products are intended for usage in general electronic equipments (office equipment, communication equipment, measuring equipment, domestic electrification, etc.) Please make sure that you consult with us before you use these TOSHIBA products in equipments which require high quality and/or reliability, and in equipments which could have major impact to the welfare of human life (atomic energy control, spaceship, traffic signal, combustion control, all types of safety devices, etc.). TOSHIBA cannot accept liability to any damage which may occur in case these TOSHIBA products were used in the mentioned equipments without prior consultation with TOSHIBA.

TOSHIBA CORPORATION 1/86

The information contained here is subject to change without notice




Figure 1. TMP90C802A Block Diagram

2/86 TOSHIBA CORPORATION

2. Pin Assignment and Functions

2.1 Pin Assignment

The assignment of input/output pins, their names and functions are described below.

Figure 2.1 shows pin assignment of the TMP90C802A/803A.




Figure 2.1. Pin Assignment

2.2 Pin Names and Functions

The names of input/output pins and their functions are summarized in Table 2.2.

Table 2.2 Pin Names and Functions (1/2)

Pin Name	No. of pins	I/O 3 states	Function
P00 ~ P07	0	1/0	Port 0: 8-bit I/O port that allows selection of input/output on byte basis
/D0 ~ D7	8	3 states	Data bus: Also functions as 8-bit bidirectional data bus for external memory
D40 D47		1/0	Port 1: 8-bit I/O port that allows selection on byte basis
P10 ~P17 /A0 ~ A7	8	Output	Address bus: The lower 8 bits address bus for external memory
P20 ~ P27	8	1/0	Port 2: 8-bit I/O port that allows selection on bit basis
/A8 ~ A15	0	Output	Address bus: The upper 8 bits address bus for external memory
P31	1	Input	Port 31: 1-bit input port
/RxD	l		Receives Serial Data
P32	1	Output	Port 32: 1-bit output port
/SCLK	l		Serial clock output
P33	1	Output	Port 33: 1-bit output port
/TxD	l		Transmitter Serial Data
P35	1	Output	Port 35: 1-bit output port
/RD	'	Output	Read: Generates strobe signal for reading external memory
P36	1	Output	Port 36: 1-bit output port
/WR	'	Output	Write: Generates strobe signal for writing into external memory
P37	1	Innut	Port 37: 1-bit input port
/WAIT		Input	Wait: Input pin for connecting slow speed memory or peripheral LSI
/T01		Output	Timer output 1: Output of Timer 0 or 1
			Port 80: 1-bit input port
P80	1	Input	Interrupt request pin 0: Interrupt request pin (Level/rising edge is programmable)
/INTO		,	
			Port 81: 1-bit input port
P81		land	Interrupt request pin 1: Interrupt request pin (Rising edge)
/INT1 /TI2	1	Input	
,			Timer input 2: Counter/capture trigger signal for Timer 2
			Non-maskable interrupt request pin: Falling edge interrupt request pin
NMI	1	Input	
CLK	1	Output	Clock output: Generates clock pulse at 1/4 frequency of clock oscillation. It is pulled up internally during resetting.
ĒĀ	1	Input	External access: Connects with V_{CC} pin in the TMP90C802A using internal ROM, and with GND pin the TMP90C803A with no internal ROM.
RESET	1	Input	Reset: Initializes the TMP90C802A/803A. (Built-in pull-up resister)
X1/X2	2	Input/Output	Pin for quartz crystal or ceramic resonator (1 ~ 12.5MHz)
V _{CC}	1	-	Power supply (+5V)
V _{SS} (GND)	1	-	Ground (OV)

3. Operation

This chapter describes the functions and the basic operations of the TMP90C802A in every block.

3.1 CPU

TMP90C802A includes a high performance 8-bit CPU. For the function of the CPU, see the book TLCS Series CPU Core Architecture concerning CPU operation. This chapter explains exclusively the functions of the CPU of TMP90C802A which are not described in that book.

3.1.1 Reset

The basic timing of the reset operation is indicated in Figure 3.1. In order to reset the TMP90C802A, the RESET input must be maintained at the "0" level for at least ten system clock cycles (10 stated: 2µsec at 10MHz) within an operating voltage band and with a stable oscillation. When a reset request is accepted, all I/O ports (Port 0/data bus D0 \sim D7, Port 1/ address bus A0 to A7, Port 2/address bus A8 to A15) function as input ports (high impedance state). Output ports (P32, P33, P35 (RD) and P36 (WR) and CLK turn to "1". Input ports remain unchanged.

The registers of the CPU also remain unchanged. Note, however, that the program counter "PC" and the interrupt enable flag IFF are cleared to "0". Register A shows an undefined status.

When the reset is cleared, the CPU starts executing instructions from the address 0000H.




Figure 3.1. Reset Timing

3.1.2 EXF (Exchange Flag)

For TMP90C802A, "EXF", which is inverted when the command "EXX" is executed to transfer data between the main

W

register and the auxiliary register, is allocated to the first bit of memory address FFD2H.

		7	6	5	4	3	2	1	0
DMOD	bit Symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	EXF	DRIVE
FD2H)	Read/Write	R/W	R/	w	R/W	R/	W	R	R/W
	Resetting Value	1	0	0	0	0	0	Undefined	0
	Function	1 : WDT Enable	WDT Dete 00: 2 ¹⁴ / 01: 2 ¹⁶ / 10: 2 ¹⁸ / 11: 2 ²⁰ /	fc fc fc	Warming up time 0: 2 ¹⁴ / fc 1: 2 ¹⁶ / fc	Standby mo 00: RUN 01: STO 10: IDLE 11: IDLE	M mode P mode E1 mode	Invert each time EXX inst- ruction is executed	1: to drive pins in STOP mode

3.1.3 Wait Control

For TMP90C802A, a wait control register (WAITC) is allocated

to the 6th and 7th bits of memory address FFC7H.

P3CR (FFC7H)

	7	6	5	4	3	2	1	0
bit Symbol	WAITC1	WAITC0	RDE	ODE	TXDC1	TXDC0	RXDC1	RXDC0
Read/Write	R	/ W	R/W	R/W	R	/ W	R/	w .
Resetting Value	0	0	0	0	0	0	0	0
Function		ate wait mal wait n wait	RD control 0: RD for only external access 1: Always RD	control 0: CMOS 1: Open	P33 00: Out 01: Out 10: TxD 11: TxD	P32 Out TxD Out RTS/SCLK	P31 00: In 01: In 10: RxD 11: Not us	P30 In RxD In

3.2 Memory Map

The TMP90C802A supports a program memory of up to 64K bytes.

The program/data memory may be assigned to the address space from 0000H to FFFFH.

(1) Internal ROM

The TMP90C802A internally contains an 8K byte ROM. The address space from 0000H \sim 1FFFH is provided to the ROM. The CPU starts executing a program from 0000H by resetting.

The addresses 0010H \sim 007FH in this internal ROM area are used for the entry area for the interrupt processing. The TMP90C803A does not have a built-in ROM; therefore, the address space 0000H \sim 1FFFFH is used as external memory space.

(2) Internal RAM

The TMP90C802A also contains a 256 byte RAM, which is allocated to the address space from FFC0H ~ FFBFH. The CPU allows the access to the whole RAM area (FF00H ~ FFBFH, 192 bytes) by a short operation code (opcode) in a "direct addressing mode".

The addresses from FF30H \sim FF7FH in this RAM area can be used as parameter area for micro DMA processing (and for any other purposes when the micro DMA function is not used).

(3) Internal I/O

The TMP90C802A provides a 48-byte address space as an internal I/O area, whose addresses range from FFC0H ~ FFEFH. This I/O area can be accessed by the CPU using a short opcode in the "direct addressing mode". Figure 3.2 is a memory map indicating the area accessible by the CPU in the respective addressing mode.




Figure 3.2. Memory Map

3.3 Interrupt Functions

The TMP90C802A supports a general purpose interrupt processing mode and a micro DMA processing mode that enables automatic data transfer by the CPU for internal and external interrupt requests.

After the reset state is released, all interrupt requests are

processed in the general purpose interrupt processing mode. However, they can be processed in the micro DMA processing mode by using a MDA enable register to be described later.

Figure 3.3 (1) is a flow chart of the interrupt response sequence.

TOSHIBA CORPORATION




Figure 3.3 (1). Interrupt Response Flowchart

When an interrupt is requested, the source of the interrupt transmits the request to the CPU via an internal interrupt controller. The CPU starts the interrupt processing if it is a non-maskable or maskable interrupt requested in the EI state. However, a maskable interrupt requested in the DI state (IFF = "0") is ignored.

Having acknowledged an interrupt, the "CPU" reads out the interrupt vector from the internal interrupt controller to find out the interrupt source.

Then, the CPU checks if the interrupt requests the general purpose interrupt processing or the micro DMA processing, and proceeds to each processing.

As the reading of an interrupt vectors is performed in the internal operating cycles, the bus cycle results in dummy cycles.

3.3.1 General Purpose Interrupt Processing

A general purpose interrupt is processed as shown in Figure 3.3 (2).

The CPU stores the contents of the program counter PC and the register pair AF (including the interrupt enable flag (IFF) before the interrupt) into the stack, and resets the interrupt enable flag IFF to "0" (disable interrupts). In then transfers the value of the interrupt vector "V" to the program counter, and the processing jumps to an interrupt processing program.

The overhead for the entire process from accepting an interrupt to jumping to an interrupt processing program is 20 states.




Figure 3.3 (2). General Purpose Interrupt Processing Flowchart

An interrupt (Maskable and Non-maskable) processing program ends with a RETI instruction.

When this instruction is executed, the data previously stacked from the program counter PC and the register pair AF are restored.

After the CPU reads out the interrupt vector, the interrupt source acknowledges that the CPU accepts the request, and clears the request.

A non-maskable interrupt cannot be disabled by programming. A

maskable interrupt, on the other hand, can be enabled or disabled by programming. An interrupt enable flip-flop (IFF) is provided on the bit 5 of Register F in the CPU. The interrupt is enabled or disabled by setting IFF to "1" by the El instruction or to "0" by the DI instruction, respectively. IF is reset to "0" by the reset operation or the acceptance of any interrupt (including non-maskable interrupt). the interrupt can be enabled after the subsequent instruction of El instruction is executed.

Table 3.3 (1) lists the possible interrupt sources.

Table 3.3	(1) Interrupt	Sources
-----------	---------------	---------

Priority order	Туре	Interrupt source	Vector Value ÷ 8	Vector Value	Start address of general purpose interrupt processing	Start address of Micro DMA processing parameter
1	Non	SWI instruction	02H	10H	0010H	_
2	maskable	NMI (Input from NMI pin)	03H	18H	018H	-
3	maskabio	INTWD (watchdog)	04H	20H	0020H	_
4		INTO (External input 0)	05H	28H	0028H	_
5		INTTO (Timer 0)	06H	30H	0030H	FF30H
6		INTT1 (Timer 1)	07H	38H	0038H	FF38H
7	Maakabla	INTT2 (Timer 2)	08H	40H	0040H	_
8	Maskable	INTT3 (Timer 3)	09H	48H	0048H	_
9		INT1 (External input 1)	0AH	58H	0058H	_
10		INTRX (End of serial receiving)	0EH	70H	0070H	FF70H
11		INTTX (End of serial transmission)	0FH	78H	0078H	FF78H

The "priority order" in the table shows the order of the interrupt source to be acknowledge by the CPU when more than one interrupt are requested at one time.

In interrupt of fourth and fifth orders are requested simultaneously, for example, an interrupt of the "5th" priority is acknowledged after a "4th" priority interrupt processing has been completed by a RETI instruction. However, a lower priority interrupt can be acknowledged immediately by executing an El instruction in a program that processes a higher priority interrupt.

The internal interrupt controller merely determines the priority of the sources of interrupts to be acknowledged by the CPU when more than one interrupt are requested at a time. It is, therefore, unable to compare the priority of interrupt being executed with the one being requested.

3.3.2 Micro DMA Processing

Figure 3.3 (3) is a flow chart of the micro DMA processing. Parameters (addresses of source and destination, and transfer mode) for the data transfer between memories are loaded by the CPU from an address modified by an interrupt vector value. After the data transfer between memories according to these parameter, these parameters are updated and saved into the original locations. The CPU then decrements the number of transfers, and completes the micro DMA processing unless the result is "O".

If the number of transfer becomes "0", the CPU proceeds to the general purpose interrupt handling described in the previous chapter.

10/86 TOSHIBA CORPORATION




Figure 3.3 (3). Micro DMA Processing Flowchart

The micro DMA processing is performed by using only hardware to process interrupts mostly completed by simple data transfer. The use of hardware allows the micro DMA processing to handle the interrupt in a higher speed that the conventional

methods using software. the CPU registers are not affected by the micro DMA processing.




Figure 3.3 (4). Parameters for Micro DMA Processing

Parameters for the micro DMA processing are located in the internal RAM area (See Table 3.3 (1) Interrupt Sources). The start address of each parameter is "FF00H + interrupt vector value", from which a six bytes' space is used for the parameter. This space can be used for any other memory purposes if the micro DMA processing is not used.

The parameters normally consist of the number of transfer, addresses of destination and source, and transfer mode. The number of transfer indicates the number of data transfer accepted in the micro DMA processing.

The amount of data transferred by a single micro DMA

processing is one or two bytes. The number of transfers is 256 when the number of transfers value is "00H". Both the destination and source addresses are specified by 2-byte data. The address space available for the micro DMA processing ranges from 0000H to FFFFH.

Bits 0 and 1 of the transfer mode indicates the mode updating the source and/or destination, and the bit 2 indicates the data length (one byte or two bytes).

Table 3.3 (2) shows the relation between the transfer mode and the result of updating the destination/source addresses.

Table 3.3 (2) Addresses I	Jpda	ited k	y Micro
DMA Proces	ssing	J	

Transfer Mode	Function	Destination address	Source address
000	1-byte transfer: Fix the current source/destination addresses	0	0
001	1-byte transfer: Increment the destination address	+1	0
010	1-byte transfer: Increment the source address	0	+1
011	1-byte transfer: Decrement the source address	0	-1
100	2-byte transfer: Fix the current source/destination addresses	0	0
101	2-byte transfer: Increment the destination address	+2	0
110	2-byte transfer: Increment the source address	0	+2
111	2-byte transfer: Decrement the source address	0	-2

12/86 TOSHIBA CORPORATION

In the 2 byte transfer mode, data are transferred as follows:

(Destination address) \leftarrow (Source address) (Destination address + 1) \leftarrow (Source address + 1)

Similar data transfers are made in the modes that "decrement the source address", but the updated address are different as shown in the Table 3.3 (2).

Figure 3.3 (5) shows an example of the micro DMA processing that handles data receiving of internal serial I/O.

This is an example of executing "an interrupt processing program after serial data receiving" after receiving 7-frame data (Assume 1 frame = 1 byte for this example) and saving them into the memory addresses from FF00H to FF06H.

CALL SIOINIT; Initial setting for serial addressing. SET 1, (0FFE6H); Enable an interrupt for serial data

H) ; Enable an interrupt for serial data

receiving.

SET 1, (0FFE8H); Set the micro DMA processing

mode for the interrupt.

LD (0FF70H),7; Set the number of transfer = 7 LDW (0FF71H),

OFFOOH ; Set FFOOH for the destination

address.

LDW (OFF73H),

OFFEBH; Set FFEBH for the source (serial

receiving buffer) address.

LD (0FF75H),1; Set the transfer mode (1-byte

transfer:Increment destination

address.)

EI :

: ORG 0070H

Interrupt processing program after serial data receiving

RETI

Figure 3.3 (5). Example of Micro DMA Processing

The bus operation in the general- purpose interrupt processing and the micro DMA processing is shown in "Table 1.4 (2) Bus Operation for Executing Instructions" in the previous section.

The micro DMA processing time (when the number of

transfer is not decremented to 0) is 46 states (9.2 μ s at 10MHz oscillation frequency) without regard to the 1-byte/2-byte transfer mode.

Figure 3.3 (6) shows the interrupt processing flowchart.




Figure 3.3 (6). Interrupt Processing Flowchart

3.3.3 Interrupt Controller

Figure 3.3 (8) outlines the interrupt circuit. The left side of this figure represents an interrupt controller, and the right side comprises the CPU's interrupt request signal circuit and HALT release signal circuit.

The interrupt controller consists of Interrupt Request Flipflops, Interrupt Enable flags, and micro DMA enable flags allocated to each of 14 channels. The Interrupt Request Flip-flops serve to latch interrupt requests from peripherals. Each Flipflop is reset to "0" when a reset or interrupt is acknowledged by the CPU and the vector of the interrupt channel is read into the CPU, or when the CPU executes an instruction that clears

an Interrupt Request Flip-flop for the specified channel (write "vector divided by 8" in the memory address FFC3H). For example, by executing.

LD (FFC3H), 58H/8,

The Interrupt Request Flip-flops for the interrupt channel "INT1" whose vector is 58H is reset to "0". The status of an Interrupt Request Flip-flops is found out by reading the memory address FFC2H or FFC3H. "0" denotes

there is not interrupt request, and "1" denotes that an interrupt is requested. Figure 3.3 (7) illustrates the bit configuration indicating the status of Interrupt Request Flip-flops.




Figure 3.3 (7). Configuration of Interrupt Request Flip-Flops




Figure 3.3 (8). Block Diagram of Interrupt Controller

The interrupt enable flags provided for all interrupt request channels are assigned to the memory address FFE6H to FFE7H. Setting any of these flags to "1" enables an interrupt of the respective channel. These flags are initialized to "0" by resetting.

Clear the interrupt enable flag in the DI status.

The micro DMA enable flag also provided for each interrupt request channel is assigned to the memory address FFE7H to

FFE8H. The interrupt processing for each channel is placed in the micro DMA processing mode by setting this flag to "1". This flag is initialized to "0" (general purpose interrupt processing mode) by resetting.

Figure 3.3 (9) shows the bit configuration of the interrupt enable flags and micro DMA enable flags.

The external interrupt functions are shown below.

16/86 TOSHIBA CORPORATION


Interrupt	Common Terminal	Mode	How to set
NMI	-	Falling edge	_
INTO	P80	Level	P8CR < EDGE> = 0
0		Rising edge	P8CR <edge> = 1</edge>
INT1	P81	Rising edge	_


For the pulse width for the external interrupts, see section 4.7 "Interrupt Operation".

Attention should be paid to the following three modes having special circuits:

INTO Level mode	IF INTO is not an edge-based interrupt, the function of Interrupt Request Flip-flop is cancelled. Therefore, the interrupt request signal must be held until the interrupt request is acknowledged by the CPU. A change in the mode (edge to level) automatically clears the interrupt request flag. When the CPU has been put in the interrupt response sequence with INTO level mode, it is necessary to leave INTO at "1" until the second bus cycle of the interrupt response sequence is completed. Also, "1" must always be held until HALT is cleared when using the INTO level mode to clear HALT. (USE care to prevent noise changing "1" back to "0".) When switching from the level mode to the edge mode, the interrupt request flag set in the level mode is not cleared; therefore, use the following sequence to clear the interrupt request flag. DI LD (0FFD1H), 01H: switch from level to edge LD (0FFC3H), 05H: clear interrupt request flag EI
INTRX level mode	The Interrupt Request Flip-flop is cleared only by resetting or reading the serial channel receiving buffer, and not by an instruction.

TOSHIBA CORPORATION 17/86








Figure 3.3 (9). Interrupt/Micro DMA Enable Flags

3.4 Standby Function

When a HALT instruction is executed, the TMP90C802 selects one of the following modes as determined by the halt mode set register:

(1) RUN: Suspends only the CPU operation. The power

consumption remains unchanged.

(2) IDLE1: Suspends all internal circuits except the inter

nal oscillator. In this mode, the power con sumption is less than 1/10 of that in the

normal operation.

(3) IDLE2: Operate only the internal oscillator and

specific internal I/O devices. The power consumption is about 1/3 of that in the normal

operation.

(4) STOP: Suspends all internal circuits including the

internal oscillator. In this mode, the power consumption is considerably reduced.

The HALT mode set register WDMOD <HALTM 1, 0> is assigned too the bits 2 and 3 of the memory address FFD2H in the internal I/O register area (other bits are used to control other functions). The register is reset to "00" (RUN mode) by resetting.

These HALT state can be released by resetting or requesting an interrupt. The methods for releasing the HALT status are shown in Table 3.4 (2).

Either a non-maskable or maskable interrupt with EI (enable interrupt) condition is acknowledged and interrupt processing is processed. A maskable interrupt with DI instruction that follows the HALT instruction, but the interrupt request flag is held at "1".

But if interrupt request occur before MPU practices "HALT" command in the state of DI and it latches interrupt request flag, it causes to release HALT state and to do state will be released as soon as after MPU practices "HALT" command. (MPU doesn't HALT state.)

Therefore clear interrupt request flag or disable interrupt enable flag before MPU practices "HALT" command.

ex) MPU becomes STOP mode in the state of DI and release it byINT0 interrupt.

(But "built-in I/O" uses only Tomer 0")

DI SET 2, (INTEH) ; INTO interrupt enable RES 1, (INTEH) ; INTO interrupt disable

LD (WDMOD), 04H; STOP mode HALT

After release "HALT"

Practice Program

When the halt status is released by a reset, the status in effect before entering the halt status (including built-in RAM) is held. The RAM contents may not be held, however, if the HALT instruction is executed within the built-in RAM.

0 WDMOD WDTE WDTP1 WARM HALTM1 HALTM0 DRIVE bit Symbol WDTP0 EXF (FFD2H) Read/Write R/W R/W R/W R/W R/W Resetting Value 0 0 0 0 Undefined WDT Detecting time 1 · WDT Standby mode Invert Warming to drive 00: RUŃ 00: 214/fc up time 0: 214/ fc mode each time Enable Function 01: 216/fc 01: STOP EXX instmode pin in 10: 218/fc 1: 216/ fc 10: IDLE1 ruction is STOP 11: 220/fc 11: IDLE2 executed mode Explained in Explained in "3.8 Watchdog Timer" Exchange flag "3.4.4 STOP mode" Explained in "3.1.2 Registers"

Figure 3.4 (1). HALT Mode Set Register

3.4.1 RUN Mode

Figure 3.4 (2) shows the timing for releasing the HALT state by interrupts in the RUN/IDLE 2 mode.

In the RUN mode, the system clock in the MCU continues to operate even after a HALT instruction is executed. Only the

CPU stops executing the instruction. Until the HALT state is released, the CPU repeats dummy cycles. In the HALT state, an interrupt request is sampled with the rising edge of the "CLK" signal.




Figure 3.4 (2). Timing Chart for Releasing the HALT State by Interrupts in RUN/IDLE 2 Modes

20/86 TOSHIBA CORPORATION

3.4.2 IDLE 1 Mode

Figure 3.4 (3) illustrates the timing for releasing the HALT state by interrupts in the IDLE 1 mode.

In the IDLE 1 mode, only the internal oscillator and the watchdog timer operate. The system clock in the MCU stops, and the CLK signal is fixed at the "1" level.

In the HALT state, an interrupt request is sampled asynchronously with the system clock, however the HALT release (restart of operating) is performed synchronously with it.

Note: An interrupt requested by the watchdog timer is prohibited through the HALT period in this mode.




Figure 3.4 (3). Timing chart of HALT Released by Interrupts in IDLE1 Mode

3.4.3 IDLE 2 Mode

Figure 3.4 (2) shows the timing of HALT release caused by interrupts in the RUN/IDLE 2 mode.

In the IDLE 2 mode, the HALT state is released by an interrupt with the same timing as in the RUN mode, except the internal operation of the MCU. In the RUN mode, only the CPU stops executing the current instruction, and the system clock is supplied to all internal devices. In the IDLE 2 mode, however, the system clock is supplied to only specific internal I/O devices. As a result, the HALT state in the IDLE 2 mode requires only a 1/3 of the power consumed in the RUN mode. In the IDLE 2 mode, the system clock is supplied to the following I/O devices:

- 8-bit timer
- Serial interface
- Watchdog timer

3.4.4 STOP Mode

Figure 3.4 (4) is a timing chart for releasing the HALT state by interrupts in the STOP mode.

The STOP mode is selected to stop all internal circuits including the internal oscillator. In this mode, all pins except special ones are put in the high-impedance state, independent of the internal operation of the MCU. Table 3.4 (1) summarizes the state of these pins in the STOP mode. Note, however, that the pre-halt state (The status prior to execution of HALT instruction) of all output pins can be retained by setting the internal I/O register WDMOD<DRVE (Drive enable: Bit 0 of memory address FFD2H) to "1". The content of this register is initialized to "0" by resetting.

When the CPU accepts an interrupt request, the internal oscillator is restarted immediately. However, to get the stabilized oscillation, the system clock starts its output after the time set by the warming up counter WDMOD<WARM> (Warming up: Bit 4 of memory address FFD2H). A warming-up time of either the clock oscillation time x 2^{14} or x 2^{16} can be set by setting this bit to either "0" or "1". This bit is initialized to "0" by resetting.




Figure 3.4 (4). Timing Chart of HALT Released by Interrupt in STOP Mode

The internal oscillator can be also restarted by the input of the RESET signal at "0" the CPU. In the Reset restart mode, however, the warming-up counter remains inactive in order to get the quick response of MCU when the power is turned on (Power on Reset). As a result, the normal operation may not be

performed due to the unstable clock supplied immediately after restarting the internal oscillator. To avoid this, it is necessary to keep the RESET signal at "0" long enough too release the HALT state in the STOP mode.

Table 3.4	(1)	State	of	Pins in	STOP	Mode
I abic o.T	۱: <i>,</i>	Otate	v	1 1113 111	$\mathbf{o}_{\mathbf{i}}\mathbf{o}_{\mathbf{i}}$	IVIOUC

	In/Out	DRVE = 0	DRVE = 1
PO	Input mode Output mode	- OUT	– OUT
P1	Input mode Output mode	-	IN OUT
P2	Input mode Output mode	-	IN OUT
P3	Input pin Output pin	-	IN OUT
P80 (INT0) P81 (INT1)	Input pin Input pin	-	IN*
NMI CLK RESET	Input pin Output pin Input pin	-	"1"
X1 X2	Input pin Output pin	 "1"	_ "1"

- *: Intermediate bias is still applied to this pin in the zero cross detect mode.
- Indicates that input mode/input pin cannot be used for input and that the output mode/output pin have been set to high impedance.
- IN: The input enable status.

- IN: The input gate is operating. Fix the input voltage at either "0" or "1" to prevent the pin floating.
- OUT: The output status.

It is necessary to leave INTO at "1" until the second bus cycle of the interrupt response sequence is completed, when the STOP mode is released by the level mode of INTO.

Table 3.4 (2) I/O Operation During Halt and How to Release the Halt Command

	Halt mode		RUN	IDLE2	IDLE1	STOP		
	WDMOD <haltm1, 0=""></haltm1,>			11	10	01		
	CPU		Halt					
	I/O port		Keeps the state when the halt	command was executed.		See Table 3.4 (1)		
	8-bit timer							
Operation	16-bit timer				Ц	alt		
Block	Stepping motor of	ontroller	0	ation	Halt			
	Serial interface		Орег	ation				
	Watchdog timer							
	Interrupt controller							
		NMI	0	0	0	0		
		INTWD	0	0	-	-		
		INT0	0	0	0	0		
		INTT0	0	0	_	_		
Halt	Interrupt	INTT1	0	0	_	_		
Releasing	ппстирі	INTT2	0	0	_	_		
Source		INTT3	0	0	_	_		
		INT1	0	0	_	_		
		INTRX	0	0	_	_		
		INTTX	0	0	_	_		
	RESET		0	0	0	0		

O: Can be used to release the halt command.

^{-:} Cannot be used to release the halt command.

3.5 Function of Ports

The TMP90C802 contains total 32 pins input/output ports. These ports function not only for the general-purpose I/O but

also for the input/output of the internal CPU and I/O. Table 3.5 describes the functions of these ports.

Table 3.5 Functions of Ports

Port name	Pin name	No. of pins	Direction	Direction set unit	Resetting Value	Pin name for internal function
Port 0	P00 ~ P07	8	1/0	Byte	Input	D0 ~ D7
Port 1	P10 ~ P17	8	1/0	Byte	Input	A0 ~ A7
Port 2	P20 ~ P27	8	1/0	Bit	Input	A8 ~ A15
Port 3	P31 P32 P33 P35 P36 P37	1 1 1 1 1	Input Output Output Output Output Input	- - - - -	Input Output Output Output Output Output Input	RxD SCLK TxD RD WR WAIT/T01
Port 8	P80 P81	1 1	Input Input	- -	Input Input	INTO INT1/TI2

These port pins function as the general-purpose input/output ports by resetting. The port pins, for which input or output is programmably selectable, function as input ports by resetting.

A separate program is required to use them for an internal function.

- Port 0 always functions as data bus (D0 to D7)
- Port 0 always functions as address bus (A0 to A7)
- Port 0 always functions as address bus (A8 to A15)
- P35 and P36 of always functions as data RD and WR pins, respectively.

3.5.1 Port 0 (P00 ~ P07)

Port 0 is an 8-bit general-purpose I/O port P0 whose I/O function is specified by the control register P01CR <P0C> in byte. By resetting all bits of the control register are initialized to "0", whereby, Port 0 turns to the input mode, and the contents of

the output latch register are undefined.

In addition to the general-purpose I/O port function, it functions as a data bus (D0 ~ D7). Access of an external memory makes it automatically function as a data bus and <POC> are cleared to "0".




Figure 3.5 (1). Port 0

3.5.2 Port 1 (P10 ~ P17)

Port 1 is an 8-bit general-purpose I/O port P1 whose I/O function is specified by the control register P01CR<P1C> in byte. All bits of the output latch and the control register are initialized to "0" by resetting, whereby Port 1 is put in the input mode. In addition to the general-purpose I/O port function, it

functions as an address but (A0 \sim A7). The address bus function can be selected by setting only the external extension control register P01CR<EXT> to "1" regardless of the status of the above control register <P1C>. The register <EXT> is reset to "0" whereby Port 1 and Port 2 turn to the general-purpose I/O mode.




Figure 3.5 (2). Port 1




Figure 3.5 (3). Registers for Port 0 and 1

3.5.3 Port 2 (P20 ~ P27)

Port 2 is an 8-bit general-purpose I/O port P2 whose I/O functions are specified by the control register P2CR for each bit. All bits of the output latch and the control register are initialized to "0" by resetting, where by Port 2 turns to the input mode.

In addition to the general-purpose I/O port function, it

functions as an address bus (A8 \sim A15). The address bus function can be selected by setting the register P01CR <EXT> (shared with port 1) to "1" and setting the Port 2 control register P2CR to the output mode. When the Port 2 control register P2CR is set to "0", Port 2 functions as an input port, regardless of the status of the <EXT> register.




Figure 3.5 (4). Port 2




Figure 3.5 (5). Registers for Port 2

3.5.4 Port 3 (P30 ~ P33, P35 ~ P37)

Port 3 is an 6-bit general-purpose I/O port P3 with fixed I/O function. All bits of the output latch are initialized to "1" by resetting, and "High level" is generated to the output port.

In addition to the I/O port function, P31 ~ P31 have the I/O function for the internal serial interface, while P35 ~ P37 have the external memory control function. The additional functions can be selected by the control register P3CR. All bits of the control register are initialized by "0" by resetting, and the port turns to the general-purpose I/O Ports mode.

However, P37 is placed in the input mode after resetting, and turns to the TO1 output port mode after writing

P3C < WAIT1, 0 > = 1, 1.

Further, access of an external memory makes P35 and P36 automatically function as the memory control pins (\overline{RD} and \overline{WR}), and access of an internal memory makes them function as general-purpose I/O ports.

When an external memory is accessed, therefore, the output latch registers P35 ($\overline{\text{RD}}$) and P36 ($\overline{\text{WR}}$) should be kept at "1" which is the initial value after the reset.

The P3CR <RDE> of the control register is intended for a pseudostatic RAM. When set to "1", it always functions as an RD pin. Therefore the RD pin outputs "0" (Enable) when it is an internal memory read and internal I/O read cycle.




Figure 3.5 (6). Port 3




Figure 3.5 (7). Register for Ports 3

3.5.5 Port 8 (P80 ~ P81)

Port 8 is a 2-bit general-purpose INPUT port P8.

Port 8 also has the functions of interrupt request input, clock input for a timer/event counter.

(1) P80/INT0

P80 is a general-purpose input port, also used as the external interrupt request input pin INTO. INTO allows the selection of either an "H" level interrupt or rising edge interrupt by using the control register P8CR<EDGE>.




Figure 3.5 (8). Port P80/INT0

(2) P81/INT1/TI2

P81 is a general-purpose input port, also used as the external request input pin INT1 and the clock input pin Tl2 for the timer/event counter.

This port incorporates a zero-cross detection circuit, and enables zero-cross detection by connecting an external capacitor. The zero-cross detection can be disable/enabled by using the control register P8CT<ZCE1>. This control register is reset to "0", making the zero-cross detection disabled by resetting.




Figure 3.5 (9). Port 81/INT1/TI2




Figure 3.5 (10). Registers for Port 8

3.6 Timers

The TMP90C802A incorporates four 8-bit timers.

The four 8-bit timers can be operated independently, and can also be functioned as two 16-bit timer by mode setting: Timer 2 has an event counter function, so that it can also be used as an 8-bit counter. Furthermore, it can be used as a 16-bit counter cascaded with Timer 3.

- 8-bit interval timer mode (4 timers)
- 16-bit interval timer mode (2 timers)
- 8-bit programmable pulse generation (PPG) output mode (Timer 0 and Timer 1)
- 8-bit PWM output mode (Timer 1) Possible arrangements:
 8-bit x 2 and 16-bit x 1
- 8-bit event counter mode (Timer 2)
- 16-bit event counter mode (Timer 2 and Timer 3)
- Software counter latch function (Timer 2 and Timer 3)

3.6.1 8-bit Timers

The TMP90C802A incorporates four 8-bit interval timers (Timers 0, 1, 2 and 3), each of which can be operated independently. The cascade connection of Timer 0 and 1, or Timer 2 and 3 allows these timers used as 16-bit internal timers.

Figure 3.6 (1) is a block diagram of the 8-bit timers (Timer 0 and Timer 1).

Figure 3.6 (2) is a block diagram of the 8-bit timer/event counters (Timer 2 and Timer 3).

Each interval timer is composed of an 8-bit up-counter, an 8-bit comparator and an 8-bit timer register, with a Timer Flipflop (TFF1) provided to each pair of Timer 0/1.

Internal clocks (øT1, øT16 and øT256), some of the input clock sources for the interval timers, are generated by the 9-bit prescaler shown in Figure 3.6 (3).

Their operating modes of the 8-bit timers and flip-flops are controlled by four control registers (TCLK, TFFCR, TMOD and TRUN).




Figure 3.6 (1). Block Diagram of 8-bit Timers (Timer 0 and 1)




Figure 3.6 (2). Block Diagram of 8-bit Timer/Counter (Timer 2 and Timer 3)

① Prescaler

An 9-bit prescaler is provided to further devide the clock frequency already divided to a 1/4 of the frequency of the source clock (fc).

It generates an input clock pulse for the 8-bit timers, 16-bit timer/event counter, the baud-rate generator, etc.

For the 8-bit timers, three types of clock are generated (ϕ T1, ϕ T16 and ϕ T256).

The prescaler can be run or stopped by using the 5th bit TRUN <PRRUN> of the timer control register TRUN. Setting <PRRUN> to "1" makes the prescaler count, and setting it to "0" clears the prescaler to stop.

By resetting, <PRRUN> is initialized to "0", making the prescaler clear and stop.




Figure 3.6 (3). Prescaler

2 Up-counter

This is an 8-bit binary counter that counts up by an input clock pulse specified by an 8-bit timer clock control register TCLK and an 8-bit timer mode register (TMOD).

The input clock pulse for Timer 0 and 2 is selected from \emptyset T1, \emptyset T16 and \emptyset T256 according to the setting of the TCLK register. When using Timer 2 as the counter, set bit 4 and bit 5 of TCLK to "0".

Example: When setting TCLK <TOCLK1, 0> = 0,1, ØT1 is selected as the input clock pulse for Timer 0.

The input clock pulse to Timer 1 and 3 is selected according to the operating mode. In the 16-bit timer mode, the overflow output of Timer 0 and 2 is automatically selected as the input clock pulse, regardless of the setting of the TCLK register.

In the other operating modes, the clock pulse is selected among the internal clocks øT1, øT16 and øT256, and the output

of the Timer 0 and 2 comparator (match signal).

Example: If TMOD <T10M1, 0> = 0, 1, the overflow output of Timer 0 is selected as the input clock to Timer 1. (16 bit timer mode)

If TMOD <T10M10> = 0, 0 and TCLK <T1CLK1, 0> = 0, 1, \emptyset T1 is selected as the input clock to Timer 1. (8-bit timer mode)

The operating mode is selected by the TMOD register. This register is initialized to TMOD <T10M1, 0> = 0, 0/TMOD <T32M1, 0> = 0, 0 by resetting, whereby the up-counter is place in the 8-bit timer mode.

Functions, count, stop or clear of the up-counter can be controlled for each interval timer by the timer control register TRUN.

By resetting, all up-counters are cleared to stop the timers.




Figure 3.6 (4). 8-bit Timer Mode Register TMOD




Figure 3.6 (5). 8-bit Timer Clock Control Register TCLK




Figure 3.6 (6). Timer/Serial Channel Control Registers TRUN




Figure 3.6 (7). 8-bit Timer Flip-Flop Control Register (TFFCR)

3 Timer registers



Note: Only for writing.

8-bit registers are provided to set the interval time. When the set value of a timer register matches that of an up-counter, the match signal of their comparators turn to the active mode. If "00H" is set, this signal becomes active when the up-counter overflows.

The values of the timer register 0 and timer register 1 cannot be read. The values of the timer register 2 and timer register 3, however, can be read because these registers are assigned same address with the counter latch registers. When the values of these registers are read, they become the values of the counter latch registers (Read only registers). When the values of these registers are written, they become the values of the values of the values of the values of the timer registers (Write only register).

4 Comparators

A comparator compares the values in an up-counter and a timer register. When they matches, the up-counter is cleared to "0", and an interrupt signal (INTTn) is generated. If the Timer Flip-flop inversion is enabled by the Timer Flip-flop control register, the Timer Flip-flop is inverted.

5 Timer Flip-flop (Timer F/F)

The status of the Timer Flip-flop is inverted by the match signal (output by comparator) of each interval timer. Its status can be output to the timer output pin TO1 (also used as P37).

This Timer F/F is provided to the timer pair, Timer 0 - Timer 1 is called TFF1. The status of TFF1 is output to TO1.

The Timer F/F are controlled by a Timer Flip-flop control register (TFFCR).

• TFFCR<FF1IS> is a timer selection bit for inversion of TFF1. In the 8-bit timer mode, inversion is enabled by the match signal from Timer 0 if this bit is set to "0", or by the signal from Timer 1 is set to "1".

In any other mode, <FF1IS> must be always set to "1". It is initialized to "0" by resetting.

• TFFCR <FF1IE> controls the inversion of TFF1. Setting this bit to "1" enables the inversion and setting it to "0" disable.

<FF1IE> is initialized to "0" by resetting.

The bits TFFCR are used to set/reset TFF1 or enable its inversion by software. TFF1 is reset by writing "0, 0", set by "0, 1" and inverted by "1, 0".

The 8-bit timers operate as follows:

(1) 8-bit Timer Mode

The four interval timers, Timer 0, Timer 1, Timer 2 and Timer 3 can operate independently as an 8-bit interval timer. Only the operation of Timer 1 is described because their operations are the same.

① Generating interrupts at specified intervals

Periodic interrupts can be generated by using Timer 1 (INTT1) in the following procedure: Stop Timer 1, set the desired operating mode, input clock and cycle time in, the registers TMOD, TCLK and TREG1 enable INTT1, and start the counting of Timer 1.

Example: To generate Timer 1 interrupt every $4.0\mu s$ at fc = 10MHz, the registers should be set as follows:

```
MSB
                               LSB
             7 6 5 4 3 2 1 0
TRUN
                    - - - 0 -
                                          Stop Timer 1, and clear it to "0".
TMOD ←
                    - 0 0 X X
                                          Set the 8-bit timer mode.
                 - - 0 1 - -
                                          Select \phi T1 (0.8\mus @fc = 10 MHz) as the input clock.
TREG1 ←
            0 0 1 1 0 0 1 0
                                          Set the timer register at 40\mu\text{s}/\phi\text{T1} = 32\text{H}.
INTEH ←
                                          Enable INTT1.
TRUN ←
                                         Start Timer 1.
```

(Note) X: Don't care -: No change

Use the following table for selecting the input clock:

Table 3.6 (1) 8-bit timer interrupt cycle and input clock


Interrupt cycle @fc = 10MHz	Resolution	Input clock
0.8µs ~ 204µs	0.8µs	øT1 (8/fc)
12.8µs ~ 3.264ms	12.8µs	øT16 (128/fc)
204.8μs ~ 52.429ms	204.8µs	øT256 (2048/fc)

② Generating pulse at 50% duty

The Timer Flip-flop is inverted at specified intervals, and its status is output to a timer output pin TO1 (only Timer 0, Timer 1).

Example: To output pulse from TO1 at fc = 10MHz every $4.8\mu s$, the registers should be set as follows:

This example uses Timer 1, but the same operation can be effected by using Timer 0.






Figure 3.6 (8). Pulse Output (50% duty) Timing Chart

Making Timer 1 count up by match signal from Timer 0 comparator.

Select the 8-bit timer mode, and set the comparator output of Timer 0 as the input clock to Timer 1.




Figure 3.6 (9)

4 Software inversion

The Timer Flip-flops can be inverted by software independent of the timer operation.

Writing "1, 0" into the bits TFFCR <TFF1C1, 0> inverts TFF1.

⑤ Initial setting of Timer Flip-flops

The Timer Flip-flops can be initialized to either "0" or "1" without regard to the timer operation.

TFF1 is initialized to "0" by writing "0, 0" into TFFCR <TFF1C1, 0>, and "1" by writing "0, 1" into these bits

Note: Reading the data from the Timer Flip-flops and timer registers is prohibited.

(2) 16-bit Timer Mode

The Timer 0 and Timer 1 or Timer 2 and Timer 3 can be used as one 16-bit interval timer.

Only operation of Timer 0 and Timer 1 is described in this section since the operation of Timer 2 and Timer 3 is identical with that of Timer 0 and Timer 1 except a pair of Timer 2 and 3 does not have Timer Output function. Cascade connection of Timer 0 and Timer 1 to use them as a 16-bit interval timer requires to set the <T10M1, 0> of the mode register TMOD to "0, 1".

By selecting the 16-bit timer mode, the overflow output of Timer 0 is automatically selected as the input clock to Timer 1, regardless of the set value of the clock control register TCLK. The input clock to Timer 0 is selected by TCLK. Table 3.6 (2) shows the combinations of timer (interrupt) cycle and input clock.

Table 3.6 (2) 16-bit Timer (Interrupt) Cycle and Input Clock

Timer (interrupt) cycle @fc = 10MHz	Resolution	Input clock to Timer O
0.8 µs ~ 52.43ms	0.8µs	øT1 (8/fc)
12.8µs ~ 838.86ms	12.8µs	øT16 (128/fc)
204.8μs ~ 13.42s	204.8µs	øT256 (256/fc)

TOSHIBA CORPORATION 43/86

The lower eight bits of the timer (interrupt) cycle is set by TREG0 and the upper eight bits of that is set by TREG1. Note that TREG0 must be always set first (Writing data into TREG0 disables the comparator temporarily, which is restarted by writing data into TREG1).

Example: To generate interrupts INTT1 at fc = 8MHz every 1 second, the timer registers TREG0 and TREG1 should be set as follows:

As \emptyset T16 (= 16 μ s @ 8MHz) is selected as the input clock, 1 sec/16 μ s = 62500 = F424H

Therefore, TREG1 = F4H TREG0 = 24H

The match signal is generated by Timer 0 comparator each time the up-counter UC0 matches TREG0. In this case, the up-counter UCO is not cleared, but the interrupt INTT0 is generated.

Timer 1 comparator also generates the match signal each timer the up-counter UC1 match TREG1. When the match signal is generated simultaneously from comparators of Timer 0 and Timer 1, the up-counters UC0 and UC1 are cleared to "0", and the interrupt INTT1 is generated. If the Timer Flip-flop inversion is enabled by the Timer Flip-flop control register, the Timer Flip-flop TFF1 is inverted at the same time.

		Timer 0			Timer 1	
	INTTO	T01	match	INTT1	T01	match
16-bit Timer Mode (Count-up Timer 1 by verflow of TImer 0)	Interrupt is generated.	Can't output (TO1 can't be output the matching with TREGO)	TREGO (Continue counting when match)	Interrupt is generated.	Can output *Can output the matching with both TREG0 and TREG1)	TREG1 * 2 ⁸ + TREG0 (16 bit) (Cleared by matching with both registers.)
8-bit Timer Mode (Count-up Timer 1 by matching of Timer 0)	Interrupt is generated.	Can output (Timer 0 or Timer 1)	TREGO (Clear when match)	Interrupt is generated.	Can output (Timer 0 or Timer 1)	TREG1*TREG0 (Multiplied Valve) (Cleared by matching)


Example: Given TREG1 = 04H and TREG0 = 80H,




Figure 3.6 (10)

(3) 8-bit PPG (Programmable Pulse Generation) Mode

Pulse can be generated at any frequency and duty rate by Timer 1 or Timer 3. The output pulse may be either low-or high-active. In this mode, Timers 0 cannot be used. Pulse is output to TO1 (shared with P37).



Following is the timing of Timer 1



In the 8-bit PPG mode, programmable pulse is generated by the inversion of the timer output put each time the 8 bit upcounter 1 (UC1) matches the timer register TREG0 or TREG1.

Note that the set value of TREG0 must be smaller than that of TREG1.

In this mode, the up-counter UC0 of Timer 0 cannot be used (Set TRUN < TORUN> = 1, and count the Timer 0).

The block diagram of the PPG mode can be illustrated as follows:





Figure 3.6 (11). Block Diagram of 8-bit PPG Mode

Example: Generate pulse at 50kHz and 1/4 duty rate (@fc = 8MHz)



• Calculate the set value of the timer registers.

To obtain the frequency of 50kHz, the pulse cycle should be: $1/50kHz = 20\mu s$.

Given $\varphi T1 = 1\mu s$ (@ 8MHz),

 $20\mu s/1\mu s = 20$

Consequently, the timer register 1 (TREG1) should be set to 20 =14H.

Given a 1/4 duty, t x 1/4 = 20 x $1/4 = 5\mu$ s

 $5\mu s/1\mu s = 5$

As a result, the timer register 0 (TREG0) should be set to 5 = 05H.


```
Stop Timer 0 and Timer 1, and clear them to "0".
TRUN ← - - - - - 0 0
                                    Select &T1 as the input clock.
TCLK ← - - - - 0 1 x x
                                    Set 8-bit PPG mode.
     ← - - - - 1 0 x x
                                    Set the output "H", and enable the inversion by Timer 1.
                                    Writing "00" provides negative logic pulse
                                    Write "5H".
TREG0 ← 0 0 0 0 0 1 0 1
                                    Write "14H".
TREG1 \leftarrow 0 0 0 1 0 1 0 0
SMMOD \leftarrow - - - x x 0 1
                                  Select P60 as the T01 pin.
P67CR ← - - - - - 1
                                    Start Timer 1.
```

Precautions for PPG Output

By rewriting the content of the TREG (timer register), it is possible to make TMP90C802 output PPG. However, be careful, since the timing to rewrite TREG differs depending on the pulse width of PPG to be set. This problem is explained below by an example.

Example: To output PPG through 8 bit timers 0 and 1

TREG0: Pulse width TREG1: Cycle



The pulse width is normally changed by the interrupt (INTT1) process routine in each cycle. However, when the pulse width to be set (the value to be written in TREG0) is small, trouble may occur, in that the timer counter exceeds the value of TREG0 before the interrupt process routine is set. Therefore, it is recommended to make the following decisions in INTT0 and INTT1 interrupt processes.

INTTO process routine: The value of TREGO is rewritten

only when the value to be written in TREG0 is smaller than the

current value of TREGO.

INTT1 process routine: On the contrary to INTT0, TREG0 is written only when the value to

be written in TREGO is larger than the current value of TREGO.

TMP90C802 cannot read the content of TREG, so it is necessary to buffer the content of TREG in a RAM (or the like)

for making the above judgement.

4) 8-bit PWM (pulse width modulation) Mode

This mode is only available for Timer 1 and can output 8-bit resolution PWM. It is output to TO1 (also used as P37). Timer 0 can be used as 8-bit timers.

The inversion of the timer output occurs when the up-counter (UC1) matches the set value of the timer register TREG1, as well as when an overflow of 2^n - 1 (n = 6, 7 or 8 selected by TMOD <PWM01, 00> occurred at the counter. The up-counter UC1 is cleared by the occurrence of an overflow of 2^n - 1. For example, 6 bit PWM is selected when n = 6, and 7-bit PWM is selected when n = 7.

The following condition must be obtained in the PWM mode:

(Set value of timer register) < (set overflow value of 2^n - 1 counter)

(Set value of timer register) $\neq 0$

Match signal from comparator (INTT1)

2ⁿ – 1 Overflow

TO1

The PWM mode can be illustrated as follows:





Figure 3.6 (12). Block Diagram of 8-bit PWM Mode

Example: Generate the following PWM to the TO1 pin at fc = 10MHz.



Assuming the PWM cycle is $50.4\mu s$ when $\phi T1 = 0.8\mu s$ and $\phi C1 = 10 MHz$, $50.4\mu s/0.8\mu s = 63 = 2^6 - 1 Consequently, n should be set at 6 (TMOD1<PWM01, <math>00>=0$, 1).

Given the "L" level period of $36\mu s$, setting $\phi T1 = 0.8\mu s$

results: $36\mu s/0.8\mu s = 45 = 2DH$

As result, TREG1 should be set at 2DH.

(Note): X: Don't care -: No change

Table 3.6 (3) PWM Cycle and Selection of 2ⁿ - 1 counter

			PWM cycle (@fc = 10Mhz)	
	Expression	øT1 (8/fc)	øT16 (128/fc)	øT256 (2048/fc)
2 ⁶ - 1	(2 ⁶ - 1) x øTn	50.4µs	8064µs	12.9ms
2 ⁷ - 1	(2 ⁷ - 1) x øTn	101.6µs	1625.6µs	26.0ms
2 ⁸ - 1	(2 ⁸ - 1) x øTn	204.0µs	3264.0µs	52.2ms

Precautions for PWM output


TMP90C802 can output PWM by the 8-bit timer. However, changing the pulse width of PWM requires special care. This problem is explained by the following example.

Example: To output PWM by 8-bit timer

TREG1: Pulse width

Cycle: Flxed $(2^6 - 1, 2^7 - 1, 2^8 - 1)$

TOSHIBA CORPORATION 49/86



In the PWM mode, INTT1 occurs at the coincidence with TREG1. However, the pulse width cannot be changed directly using the interrupt. (Depending on the value of TREG1 to be set, coincidence with TREG1 may be detected again in a single cycle, inverting the timer output.)

To eliminate this problem in changing the pulse width, it is effective the halt the timer with the INTT1 process, modify the value of TREG1, set the timer output to "1", and restart the timer. In the mean time, the output waveform loses shape when the pulse width is changed. This method is valid for a system that allows a deformed output waveform.

(5) A Table of All Timer Mode

Table 3.6 (4) Timer Mode

Register	TMOD		TCLK		TFFCR
bit Symbol	T10M (T32M)	PWM1 (PWM1)	T1CLK (T3CLK)	TOCLK (T2CLK)	FF1IS (FF1IS)
Function	Timer mode	PWM cycle	Upper input	Lower input	Inversion select
16-bit Timer mode	01	-	-	øT1, 16, 256 (01, 10, 11)	1(*)

Table 3.6 (4) Timer Mode

Table 3.6 (4) Timer

Register	Т	MOD	Register TC	CLK	TMOD TFFCR	
bit Symbol	T10M (T32M)	PWM1 (PWM1)	T1CLIKit(183)(01116)	TOCLIO(MZCBKM)	FIPMSV(FI(PMS)V11)	T10
Function	Timer mode	PWM cycle	Upp € ai rcþid n	Lowieneinprode	Inver®1M/Mseyebt	U
8-bit Timer x 2ch	00	Table 3.6 (4)	Comparator output 8-bit P G X 1ch From Wer Timer, Timer, Mede T M 6 de	øT1, 16, 256 (01, 10, 11)	0: Lower timer 1: Upper timer	ķ
Register	Т	MOD	(00 01 10 11)	LK	TFFCR	
bit Symbol	T10M (T32M)	PWM1 (PWM1)	T1CLK (T3CLK)	TOCLK (T2CLK)	FF1IS (FF1IS)	
Function	Timer mode	PWM cycle	Upper input	Lower input	Inversion select	
8-bit PWM x 1ch	- 11	2 ⁶ - 1, 2 ⁷ - 1, 2 ⁸ - 1 (01, 10, 11)	øT1, 16, 256 (01, 10, 11)	-	1	
8-bit Timer x 1ch		-	-	øT1, 16, 256 (01, 10, 11)	Impossible to output	

(Note) -: don't care

3.6.2 8-bit Timer/Event Counter

(1) Event counter mode

Timer 2 has the 8-bit timer/event counter and can be used not only as the 8-bit timer but also as the counter. Timer 2 can be placed in the event counter mode by setting the input clock of Timer 2 as the external count input T12. Timer 2 and Timer 3 can be used as an 8-bit counter and an 8-bit timer, respectively, and as a 16-bit counter through cascade con-

50/86 TOSHIBA CORPORATION

^{*:} It is possible to set to "0", when Timer F/F is not used.

nection. The counter is incremented at the rising edge of the counter input TI2. The counter input pin TI2 is

also used for P81/INT1 and has the zero-cross detection function. To use this pin as the counter input (TI2),

set TCLK <T2CLK1, 0> to "0, 0".

Example: Using the Timer 2 as the event counter.

```
MSB
           7 6 5 4 3 2 1 0
TRUN
                                      Stop Timer 2.
                                      Place Timer 2 in the 8-bit timer/counter mode.
P8CR
                                      *=0: When input waveform of TI2 is pulse.
                                      *=1: When input waveform of TI2 is sine wave.
                                             (Zero-cross detection)
                                      Enable INTT2.
INTEL ←
TCLK ←
                                      Set the input clock of Timer 2 as the counter input TI2.
TREG2 ←
                                      Set the count number.
                                      Start Timer 2.
```

Note: Place the prescaler in the "RUN" mode even if Timer 2 is used as the event counter.

X: Don't care -: No change

(2) Software counter latch

In the event counter mode, the value of the up-counter can be read by software. When TFFCR <LATCH> is set to "0", the counter value at that timer is loaded into the counter latch registers (TREG2 and TREG3). To read value, place the prescaler in the "RUN" mode (set TRUN <PRRUN> to "1").


Example: To latch the counter value every 40µs at a frequency of 10MHz, set the registers as follows:

52/86 TOSHIBA CORPORATION

The latched counter value can be read by reading Timer register 2.

3.7 Serial Channel

The TMP90C802A incorporates a serial I/O channel for full duplex asynchronous transmission (UART) and I/O expansion. The serial channel has the following operating modes:



The Mode 3 accommodates a wake-up function to start the slave controllers in a controller serial link (multi-controller system). Figure 3.7 (1) shows the data format (1-frame data) in each mode.




Figure 3.7 (1). Data Formats

Data received and transmitted are stored temporarily into separate buffer registers to allow independent transmission and receiving (Full-duplex).

In the I/O interface mode, however, the data transfer is half-duplex due to the single SCLK (serial clock) pin is used for transmission and receiving.

The pin function (Port function or serial I/O function) is selected by the port 3 control register. For example, P31 can be used as the RxD pin by setting P3CR <RXDC> to 1.

The receiving buffer register has a double-buffer structure to prevent overruns. The one buffer receives the next frame data while the other buffer stores the received data.

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.

When a request is issued to the CPU to transmit data after the transmitting buffer becomes empty or to read data after the receiving buffer completed to store data, the interrupt INTTX or INTRX occurs respectively, In receiving data, the occurrence of an overrun error, parity error or framing error sets the flag SCCR <OERR, PERR, FERR> accordingly.

3.7.1 Control Registers

The serial channel is controlled by four control registers (SMOD, SCCR, TRUN, and P3CR). The received/transmitted data are stored into SCBUF.





Figure 3.7 (2). Serial Channel Mode Register



Caution: Since all error flags are cleared after readout, avoid testing for only one bit using a bit-testing instruction

Figure 3.7 (3). Serial Channel Control Register




Figure 3.7 (4). Serial Transmission/Receiving Buffer Register

TOSHIBA CORPORATION




Figure 3.7 (5). Timer/Serial Channel Operation Control Register




Figure 3.7 (6). Port 3 Control Register

3.7.2 Architecture

Figure 3.7 (7) is a block diagram of the serial channel.

TOSHIBA CORPORATION




Figure 3.7 (7). Block Diagram of Serial Channel

① Baud-rate generator

The baud-rate generator comprises a circuit that generates a clock pulse to determine the transfer speed for transmission/receiving in the asynchronous communication (UART) mode.

The input clock to the baud-rate generator øT4(fc/32), øT16 (fc/128), øT64 (fc/512) or øT256 (fc/2048) is generated by the 9-bit prescaler. One of these input clocks is selected by the timer/serial channel control register

TRUN <BRATE1, 0>.

Also, either no frequency division or 1/2 division can be selected by the serial channel mode register SCMOD <SC, 0>.

Table 3.8 (1) shows the baud-rate when fc = 9.8304MHz.

Table 3.8 (2) shows the baud-rate when use timer 2 (input clock: ØT1)

Table 3.7 (1) Baud Rate Selection (1) [bps]

<brate1, 0=""></brate1,>	Input Clock	No Division (SC1, 0 = 01)	1/2 Division (SC1, 0 = 11)
00	øT256 (fc/2048)	300	150
01	øT64 (fc/512)	1200	600
10	ø16 (fc/128)	4800	2400
11	øT4 (fc/32)	19200	9600

@fc = 9.8304MHz

Table 3.7 (2) Baud Rate Selection (2) (When use Timer 2) [kbps]

TREG2/fc	12.288 MHz	12 MHz	9.8304 MHz	8 MHz	6.144 MHz
01H	96	-	76.8	62.5	48
02H	48	_	38.4	31.25	24
03H	32	31.25	-	_	16
04H	24	-	19.2	-	12
05H	19.2	-	-	-	9.6
08H	12	-	9.6	-	6
0AH	9.6	_	_	_	4.8
10H	6	-	4.8	_	3
14H	4.8	-	-	_	2.4

Baud rate =
$$\frac{1}{\text{TREG2}} \times \frac{1}{16} \times \text{Input clock of Timer 2}$$

Input clock of Timer 2

 $\phi T1 = fc/8$

 \emptyset T256 = fc/20482)

② Serial clock generating circuit

This circuit generates the basic clock for transmitting and receiving data.

1) I/O interface mode

It generates a clock at a 1/8 frequency (1.25Mbit/s at 10MHz) of the system clock (fc). This clock is output from the SCLK pin (also used as P32).

- 2) Asynchronous communication (UART) mode A basic clock (SIOCLK) is generated based on the above baud rate generator clock, the internal clock Φ 1 (fc/2) (SIOCLK = 5MHz, Transfer speed = 312.5Kb.p.s at 10MHz), or the match signal from Timer 2, as selected by SCMOD<SC1, 0> register.
- 3 Receiving counter

The receiving counter is a 4-bit binary counter used in the asynchronous communication (UART) mode and is counted by using SIOCLK. 16 pulses of SIOCLK is used for receiving 1-bit data. The data are sampled three timers at the 7th, 8th and 9th pulses and evaluated by the rule of majority. For example, if data sampled at the 7th,

8th and 9th clock are "1", "0" and "1", the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

Receiving control

1) I/O interface mode

The RxD signal is sampled on the rising edge of the

shift clock which is output to the SCLK pin.

2) Asynchronous communication (UART) mode

The receiving control features a circuit for detecting

the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as normal start bit and the receiving operation is started. Data being received are also evaluated by the rule of majority.

⑤ Receiving buffer

The receiving buffer has a double-buffer structure to prevent overruns. Received data are stored into the Receiving buffer 1 (shift register type) for each 1 bit. When 7 or bits data are stored in the Receiving buffer 1, the stored data is transferred to the Receiving buffer 2 (SCBUF), and the interrupt INTRX occurs at the same time. The CPU reads out the Receiving buffer 2 (SCBUF). Data can be stored into the Receiving buffer 1 before the CPU reads out the Receiving buffer 2 (SCBUF).


Note, however, that an overrun occurs unless the CPU reads out the Receiving buffer 2 (SCBUF) before the Receiving buffer 1 receiving all bits of the next data.

When an overrun occurred, the data in the buffer 2 and SCCR <RB8> are not lost, however, that in the buffer 1 are lost. SCCR <RB8> stores the MSB in the 9-bit UART mode.

In the 9-bit UART mode, setting SCMOD <WU> to "1" enables the wake-up function of the slave controllers, and the interrupt INTRX occurs only if SCCR <RB8> = 1.

⑥ Transmission counter

This is a 4-bit binary counter used in the asynchronous communication (UART) mode. Like the receiving counter, it counts based on SOICLK to generate a transmission clock TXDCLK for every 16 counts.



Transmission control

1) I/O interface mode

Data in the transmission buffer are output to the TxD pin bit by bit at the rising edge of the shift clock output from the SCLK pin.

2) Asynchronous communication (UART) mode

When the CPU have written data into the transmission buffer, transmission is started with the next rising edge of TxD-

CLK, and a transmission shift clock TxDSFT is generated.

® Transmission buffer

The transmission buffer SCBUF shifts out the data written by the CPU from the LSB as based on the shift

clock TXDSFT (Same period as TCDCLK) generated by the transmission control unit. When all bits are shifted out, the transmission buffer becomes empty, generating the interrupt INTTX.

9 Error flag

There error flags are prepared to increase the reliability of received data.

1) Overrun error (SCCR<OERR>)

Overrun error occurs if all the bits of the next data are received by the receiving buffer 1 while valid data are still stored in the receiving buffer 2 (SCBUF).

2) Framing error (SCCR <FERR>)

The stop bit of received data is sampled three times around the center. If a majority results in zero, framing error occurs.

- Generation Timing
 - 1) UART mode

Receiving

mode	9-bit	8-
------	-------	----

Receiving

mode	9-bit	8-bit + Parity	8-bit, 7-bit + Parity, 7-bit
Framing error timing	Center of Stop bit	Center of STOP bit	↑
Over-run error timing	Center of last bit (Bit 8)	Center of last bit (Parity Bit)	↑

Note: The occurrence of a framing error is delayed until after interruption.

Therefore, to check for framing error during interrupt operation, an addition operation, such as waiting for 1-bit time, becomes necessary.

Transmitting

2) I/O interface mode

mode	9-bit	In Rehi bitin Racity receiving	8-bit, 7-bit + Parity, 7-bit	
Interrupt timing	Just before the stop bit	←	←	

TOSHIBA CORPORATION 61/86

Interrupt timing of transmitting	1

3.7.3 Operation

(1) Mode 0 (I/O Interface Mode)

This mode is used to increase the number of I/O pins of the TMP90C802A.

The TMP90C802A supplies the transmitting/receiving data and synchronous clock (SCLK) to n external shift register.




Figure 3.7 (8). I/O Interface Mode


① Transmission

Each timer the CPU writes data into the transmission buffer, 8-bit data are output form TxD pin. When all

data are output, IRFH <IRFTX>is set, and the interrupt INTTX occurs.

Figure 3.7 (9). Transmitting Operation (I/O Interface Mode)

Example: When transmitting data from P33 pin, the control registers should be set as described



below.

```
      P3CR ← - - - - 1 1 0 0
      Select P32 as the SCLK pin, and P33 as the TXD pin.

      SCMOD ← X 0 0 0 0 0 X X
      Set I/O interface Mode.

      INTEL ← - - - - - - 1
      Enable INTTX Mode.

      SCBUF ← * * * * * * * * * *
      Set data for transmission.
```

Note: X; don't care -; no change

② Receiving

Each time the CPU reads the receiving data and clears the receiving interrupt flag IRFH <IRFRX>, the next data are shifted into the receiving buffer 1. When 8-bit data are received, the data are transferred to the receiving buffer 2

(SCBUF), which sets <IRFRX> and generates interrupt INTRX.

For receiving data, the receiving enable state is previously set (SCMOD $\langle RXE \rangle = 1$).




Figure 3.7 (10). Receiving Operation (I/O Interface Mode)

Example: When receiving from P31 pin, the control registers should be set as described below.

```
      P3CR ← - - - 0 1 1 X
      Select P32 as the SCLK pin, and P31 as the RxD pin.

      SCMOD ← X 0 0 0 0 0 X X
      Set I/O Interface Mode.

      INTEL ← - - - - 1 - Enable INTRX interrupt.

      SCMOD ← - 1 - - - - Set RxE to "1".

      ×; don't care -; no change
```

(2) Mode 1 (7-bit UART mode)

The 7-bit UART mode is selected by setting the serial

Example: When transmitting data with the following serial format, the control registers should be set

channel mode register SCMOD <SMO, 1> to "01".

as described below.



64/86 TOSHIBA CORPORATION

(3)Mode 2 (8-bit UART mode)

The 8-bit UART mode is selected by setting SCMOD <SM1, 0> to "1, 0".

Example: When receiving data with the following format,

the control registers should be set as described below.

(Baud Rates 9600 bps @fc = 9.8304MHz) Transfer direction

Main setting:

_ P3CR ← - - - - - 1 -Select P31 as the RxD pin. TRUN ← 1 1 1 - - - - -Set the transfer speed at 9,600 bps in $\mathsf{SCMOD} \; \leftarrow \; - \; 0 \;\; 1 \;\; \mathsf{X} \;\; 1 \;\; 0 \;\; 1 \;\; 1$ the 8-bit UART mode. INTEL ← - - - - 1 -Enable INTTX interrupt.

INTRX processing:

```
Acc ← SCCR Λ 00010100
                               Check errors.
if Acc \neq 0 then error
                               Read out the received data.
Acc ← SCBUF
(Note) X: Don't care
                        -: No change
```


Mode 3 (9-bit UART mode) (4)

The 9-bit UART mode is selected by setting SCMOD <SM1, 0> = "11".

The MSB (9th bit) is written into SCMOD <TB8> for transmission, and into SCCR <RB8> for receiving. Writing into or reading from the buffer must begin with the MSB (9th bit) followed by SCBUF.

Wake-up function

In the 9-bit UART mode, setting SCMOD <WU> to "1" allows the wake-up operation as the slave controllers. The interrupt INTRX occurs only when SCCR <RB8> = 1.




Note: For the wake-up operation, P33 should be always selected as the TxD pin of the slave controllers, and put in the open drain output mode.

Figure 3.7 (11). Serial Link Using Wake-up Function

Protocol

- 1) Select the 9-bit UART mode for the master and slave controllers.
- 2) Set the SCMOD <WU> bit of each slave controller to "1" to enable data receiving.
- 3) The master controller transmits 1-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) SCMOD <TB8> is set to "1".



- 4) Each slave controller receives the above frame, and clears the WU bit to "0" if the above select code matches its own select code.
- 5) The master controller transmits data to the specified slave controller (whose <WU> bit is cleared to "0") with setting the MSB (bit 8) <TB8> to "0".




6) The other slave controllers (with the SCMOD <WU> bit remaining at "1") ignore the receiving data because their MSBs SCCR <RB8> are set to "0" to disable the interrupt INTRX.

When the <WU> bit is cleared to "0", the interrupt INTRX occurs, making it possible to read the receiving data. The slave controllers (<WU> = 0) transmits data to the master controller, and it is possible to indicate the end of data

receiving to the master controller by this transmission.

Example: Link two slave controllers serially with the master controller, and use the internal clock

ø1 (fc/2) as the transfer clock.



• Set the master control

Main

INTTX interrupt

```
      SCMOD ← 0 - - - - - - - - - - - - - Set SCMOD < TB8 > to "0".

      SCBUF ← * * * * * * * * * * Set data for transmission.
```

Set the slave 2

Main

INTRX interrupt

(Note) X: Don't care -: No change

3.8 Watchdog Timers (Runaway Detecting Timer)

When the malfunction (runaway) of the CPU occurs due to any cause such as noise, the watchdog timer (WDT) detects it to return to the normal state. When WDT has detected malfunction, a non-maskable interrupt is generated to indicate it to the CPU.

3.8.1 Architecture

Figure 3.8 (1) is a block diagram of the watchdog timer (WDT).

The watchdog timer consists of a 20-stage binary counter (input clock: @fc/2), a flip-flop that disables/enables the selector, a selector that selects one of the four output clocks generated from the binary counter, and two control registers.

The watchdog timer generates INTWD (watchdog timer interrupt) after a time specified by the register WDMOD <WDTO1, 0>. The binary counter for the watchdog timer is cleared to "0" by software (instruction) before the interrupt occurs. If the CPU caused a malfunction (runaway) for reason such as noise and fails to execute the instruction to clear the watchdog timer, the counter will overflow and the watchdog timer interrupt INTWD occurs. The CPU detects the malfunction (runaway) by this interrupt and is possible to be recovered to the normal state by the software for malfunction.

The watchdog timer starts its operation as soon as the reset state is cleared.

The watchdog timer stops its operation only in the STOP mode. When the STOP mode is released mode is released, the watchdog timer starts its operation after a specified warming-up time.

In the other standby mode (IDLE 1, IDLE 2 or RUN modes), the watchdog timer is enabled. However, the function can be disabled before entering any of these modes.




Figure 3.8 (1). Block Diagram of Watchdog Timer


3.8.2 Control Registers

WDT is controlled by two control registers (WDMMOD and

WDCR).

The watchdog timer (WDT) is controlled by two control registers (WDMOD and WDCR). Fig. 3.8 (2) shows the registers related to WDT.

TOSHIBA CORPORATION



Note: To disable, it is necessary to also write the disable code to the WDCR register. Disabling is not possible by writing to this register alone.

Figure 3.8 (2). Watchdog Timer Mode Register

				V	/atch	Dog Ti	mer C	ontrol	Regis	ter					
		7		6		5		4	3		2		1		0
WDCR (FFD3H)	bit Symbol							_	-						•
	Read/Write	W													
	Resetting Value							_	-						
	Function	B1H: WDT disable code 4EH: WDT Clear code													
	L							L,	→ Disable/clear watchdog timer						
								E	B1H Disable code]			
								1	4EH Clear code			1			
								0	ther						1

Figure 3.8 (3). Watchdog Timer Control Register

3.8.3 Operation

- (1) Watchdog Timer mode Register (WDMOD)
 - Set the detecting timer of watchdog timer WDMOD <WDTP1, 0>

The WDT interrupt period is set by this 2-bit registers. WDMOD<WDTP1, 0 > 1 is initialized to "00" by resetting, providing the initial set value of 2^{14} /fc (sec.) (approx. 8,192 states).

② The WDT enable/disable control WDMOD<WDTE>

<WDTE> is initialized to "1" by resetting, which enables the watchdog timer function.

To disable the function, the bit should be cleared to "0" and the disable code "B1H" should be written into the Watchdog Timer Control register WDCR. By using this dual procedure, it becomes hard to disable the WDT even if the malfunction occurs.

The disable state can be returned to the enable state easily by setting <WDTE> to "1".

(2) Wathdog timer control register (WDCR)

This is the register is used to disable the watchdog timer function or clear the binary counters.

① Disabling the Watch Dog timer

The watchdog timer can be disabled by, after clearing WDMOD <WDTE> to "0", writing the disable code (B1H) into this WDCR register.

2 Clear the Watchdog Timer

The binary counter can be cleared and resume counting by writing the clear code (4EH) into the WDCR register.

WDCR ← 0 1 0 0 1 1 1 0 Write clear code (4EH).

Example: 1) Clear the binary counter.

WDCR ← 0 1 0 0 1 1 1 0

Write clear code (4EH).

2) Set 2¹⁶/fc for the detecting time of watchdog timer.

```
\mathsf{WDMOD} \; \leftarrow \; \mathsf{1} \; \; \mathsf{0} \; \; \mathsf{1} \; \; \mathsf{-} \; \; \mathsf{-} \; \; \mathsf{X} \; \; \mathsf{X}
```

3) Disable the watchdog timer.

4) Select the IDLE 2 mode.

```
WDMOD ← 0 - - - 1 1 X X Disable WDT and set IDLE 2 mode
WDCR ← 1 0 1 1 0 0 0 1
```

5) Select the STOP mode (Warming-up time 2¹⁶/fc).

```
WDMOD \leftarrow - - - 1 0 1 X X Select STOP mode

Execute HALT instruction. Falling into the standby mode.
```

4. Electrical Characteristics

TMP90C802AP/TMP90C802AM

4.1 Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit	
V _{CC}	Supply voltage	-0.5 ~ + 7	V	
V _{IN}	Input voltage	-0.5 ~ V _{CC} + 0.5	V	
P_{D}	Power dissipation (Ta = 85°C)	250	mW	
T _{SOLDER}	Soldering temperature (10S)	260	°C	
T _{STG}	Storage temperature	-65 ~ 150	°C	
T _{OPR}	Operating temperature	-40 ~ 85	°C	

4.2 DC Characteristics

 V_{CC} = 5V \pm 10% TA = -40 \sim 85°C (1 \sim 10MHz) TA = -20 \sim 70°C (1 \sim 12.5MHz)

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage (P0)	-0.3	0.8	V	-
V _{IL1}	P1, P2, P3, P8	-0.3	0.3V _{CC}	V	-
V _{IL2}	RESET, INTO, NMI	-0.3	0.25V _{CC}	V	-
V _{IL3}	EA	-0.3	0.3	V	-
V _{IL4}	X1	-0.3	0.2V _{CC}	V	-
V _{IH}	Input High Voltage (P0)	2.2	V _{CC} + 0.3	V	-
V _{IH1}	P1, P2, P3, P8	0.7V _{CC}	V _{CC} + 0.3	V	-
V _{IH2}	RESET, INTO, NMI	0.75V _{CC}	V _{CC} + 0.3	V	-
V _{IH3}	EA	V _{CC} - 0.3	V _{CC} + 0.3	V	-
V_{IH4}	X1	0.8V _{CC}	V _{CC} + 0.3	V	_

4.2 DC Characteristics

 V_{CC} = 5V \pm 10% TA = -40 \sim 85°C (1 \sim 10MHz) TA = -20 \sim 70°C (1 \sim 12.5MHz)

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{OL}	Output Low Voltage	-	0.45	V	I _{OL} = 1.6mA
V _{0H} V _{0H1} V _{0H2}	Output High Voltage	2.4 0.75V _{CC} 0.9V _{CC}	_	V V V	$I_{OH} = -400 \mu A$ $I_{OH} = -100 \mu A$ $I_{OH} = -20 \mu A$
I _{DAR}	Darlington Drive Current (8 I/O pins) (Note)	-1.0	-3.5	mA	$V_{EXT} = 1.5V$ $R_{EXT} = 1.1k\Omega$
I _{LI}	Input Leakage Current	0.02 (Typ)	±5	μА	$0.0 \le Vin \le V_{CC}$
I _{LO}	Output Leakage Current	0.05 (Typ)	±10	μA	$0.2 \le \text{Vin} \le \text{V}_{CC} - 0.2$
I _{CC}	Operating Current (RUN) Idle 1 Idle 2	17 (Typ) 1.5 (Typ) 6 (Typ)	30 5 15	mA mA mA	fosc = 10MHz (25%Up @12.5MHz)
	STOP (TA = -40 ~ 85°C) STOP (TA = 0 ~ 50°C)	0.2 (Typ)	50 10	μA μA	0.2 ≤ Vin ≤ V _{CC} - 0.2
V _{STOP}	Power Down Voltage (@STOP)	2 RAM BACK UP	6	V	$V_{IL2} = 0.2V_{CC},$ $V_{IH2} = 0.8V_{CC}$
R _{RST}	RESET Pull Up Register	50	150	KΩ	-
CIO	Pin Capacitance	_	10	pF	testfreq = 1MHz
V _{TH}	Schmitt width RESET, NMI,INTO	0.4	1.0 (Typ)	V	_

Note: $I_{\mbox{\scriptsize DAR}}$ is guaranteed for a total of up to 8 optional ports.

4.3 AC Characteristics

 $V_{CC} = 5V \pm 10\% \; TA = -40 \sim 85^{\circ}C \; (1 \sim 10 MHz) \\ CL = 50 pF \qquad TA = -20 \sim 70^{\circ}C \; (1 \sim 12.5 MHz)$

Cumbal	Devembles	Vai	riable	10MH	z Clock	12.5MI	Hz Clock	Unit
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t _{OSC}	OSC. Period = x	80	1000	100	_	80	-	ns
t _{CYC}	CLK Period	4x	4x	400	-	320	-	ns
t _{WL}	CLK Low width	2x - 40	-	160	-	120	-	ns
t _{WH}	CLK High width	2x - 40	-	160	-	120	-	ns
t _{AC}	Address Setup to RD, WR	x - 45	_	55	_	35	-	ns
t _{RR}	RD Low width	2.5x - 40	_	210	-	160	-	ns
t _{CA}	Address Hold Time After RD, WR	0.5x - 30	-	20	-	10	-	ns
t _{AD}	Address to Valid Data In	-	3.5x - 95	_	255	-	185	ns
t _{RD}	RD to Valid Data In	-	2.5x - 80	-	170	-	120	ns
t _{HR}	Input Data Hold After RD	0	-	0	-	0	-	ns
t _{WW}	WR Low width	2.5x - 40	-	210	_	160	-	ns
t _{DW}	Data Setup to WR	2x - 50	-	150	_	110	-	ns
t _{WD}	Data Hold After WR	30	90	30	90	30	90	ns
t _{CWA}	RD, WR to Valid WAIT	-	1.5x - 100	-	50	-	20	ns
t _{AWA}	Address to Valid WAIT	_	2.5x - 130	-	120	-	70	ns
t _{WAS}	WAIT Setup to CLK	70	_	70	_	70	-	ns
t _{WAH}	WAIT Hold After CLK	0	_	0	_	0	_	ns
t _{RV}	RD, WR Recovery Time	1.5x - 35	_	115	_	85	-	ns
t _{CPW}	CLK to Port Data Output	-	x + 200	-	300	-	280	ns

TOSHIBA CORPORATION 73/86

4.3 AC Characteristics

 $V_{CC} = 5V \pm 10\% \ TA = -40 \sim 85^{\circ}C \ (1 \sim 10 MHz)$ CL = 50 pF $TA = -20 \sim 70^{\circ}C \ (1 \sim 12.5 MHz)$

Cumbal	Davamatav	Vai	iable	10MHz	z Clock	12.5MF	łz Clock	llm:A
Symbol	Parameter	Min	Max	Min	Max	Min	Hz Clock Max	Unit
t _{PRC}	Port Data Setup to CLK	200	-	200	-	200	-	ns
t _{CPR}	Port Data Hold After CLK	100	-	100	-	100	-	ns
t _{CHCL}	RD/WR Hold After CLK	x - 60	-	40	-	20	-	ns
t _{CLC}	RD/WR Setup to CLK	1.5x - 50	-	100	-	70	-	ns
t _{CLHA}	Address Hold After CLK	1.5x - 80	-	70	-	40	-	ns
t _{ACL}	Address Setup to CLK	2.5x - 80	-	170	-	120	-	ns
t _{CLD}	Data Setup to CLK	x - 50	-	50	-	30	-	ns

- AC output level High 2.2V/Low 0.8V
- \bullet AC input level High 2.4V/Low 0.45V (D0 \sim D7)

High $0.8V_{CC}/Low~0.2V_{CC}$ (excluding D0 ~ D7)

4.4 Zero-Cross Characteristics

 V_{CC} = 5V \pm 10% TA = -40 \sim 85°C (1 \sim 10MHz) TA = -20 \sim 70°C (1 \sim 12.5MHz)

Symbol	Parameter	Condition	Min	Max	Unit
V _{ZX}	Zero-cross detection input	AC coupling $C = 0.1 \mu F$	1	1.8	VAC p - p
A _{ZX}	Zero-cross accuracy	50/60Hz sine wave	-	135	mV
F _{ZX}	Zero-cross detection input frequency	-	0.04	1	kHz

4.5 Serial Channel Timing-I/O Interface Mode

Symbol	Parameter	Var	iable	10MH	z Clock	12MH	Unit	
Syllibul	Falametei	Min	Max	Min	Max	Min	Max	UIII
t _{SCY}	Serial Port Clock Cycle Time	8x	-	800	-	640	-	ns
toss	Output Data Setup SCLK Rising Edge	6x - 150	-	450	-	330	-	ns
t _{OHS}	Output Data Hold After SCLK Rising Edge	2x - 120	-	80	_	40	-	ns
t _{HSR}	Input Data Hold After SCLK Rising Edge	0	-	0	-	0	-	ns
t _{SRD}	SCLK Rising Edge to Input DATA Valid	_	6x - 150	-	450	-	330	ns

4.6 8-bit Event Counter

 V_{CC} = 5V \pm 10% $\,$ TA = -40 \sim 85°C (1 \sim 10MHz) $\,$ TA = -20 \sim 70°C (1 \sim 12.5MHz)

Symbol	Parameter	Var	iable	10MHz	Clock	12MH	Unit	
Syllibul	raiaillelei	Min	Max	Min	Max	Min	Max	Ullit
t _{VCK}	TI2 clock cycle	8x + 100	-	900	-	740	-	ns
t _{VCKL}	TI2 Low clock pulse width	4x + 40	-	440	-	360	-	ns
t _{VCKH}	TI2 High clock pulse width	4x + 40	-	440	-	360	-	ns


TOSHIBA CORPORATION 75/86

4.7 Interrupt Operation

 V_{CC} = 5V \pm 10% $\,$ TA = -40 \sim 85°C (1 \sim 10MHz) $\,$ TA = -20 \sim 70°C (1 \sim 12.5MHz)


Symbol	Parameter	Var	iable	10MH	Clock	10MH	Unit	
Syllibul	ratanietei	Min	Max	Min	Max	Min	Max	UIII
t _{INTAL}	NMI, INTO Low level pulse width	4x	-	400	-	320	-	ns
t _{INTAH}	NMI, INTO High level pulse width	4x	-	400	-	320	-	ns
t _{INTBL}	INT1, INT2 Low level pulse width	8x + 100	-	900	I	740	I	ns
t _{INTBH}	INT1, INT2 High level pulse width	8x + 100	-	900	ı	740	-	ns

4.8 I/O Interface Mode Timing



TOSHIBA CORPORATION 77/86


4.9 Timing Chart



5. Table of Special Function Registers

The special function registers include the I/O ports, peripheral control registers allocated to the 48-byte addresses from FFC0H to FFEFH.

Format of table



TMP90C802 Special Function Register Address List

Address	Symbol	Address	Symbol	Address	Symbol
FFC0	P0	FFD0	P8	FFE0	_
FFC1	P1	FFD1	P8CR	FFE1	_
FFC2	P01CR (IRFL)	FFD2	WDMOD	FFE2	_
FFC3	IRFH	FFD3	WDCR	FFE3	_
FFC4	P2	FFD4	TREG0	FFE4	_
FFC5	P2CR	FFD5	TREG1	FFE5	_
FFC6	P3	FFD6	TREG2	FFE6	INTEL
FFC7	P3CR	FFD7	TREG3	FFE7	INTEH (DMAEL)
FFC8	_	FFD8	TCLK	FFE8	DMAEH
FFC9	_	FFD9	TFFCR	FFE9	SCMOD
FFCA	-	FFDA	TMOD	FFEA	SCCR
FFCB	-	FFDB	TRUN	FFEB	SCBUF
FFCC	-	FFDC	-	FFEC	-
FFCD	_	FFDD	-	FFED	_
FFCE	_	FFDE	-	FFEE	_
FFCF	_	FFDF	-	FFEF	_

(1) I/O Port MSB

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P07	P06	P05	P04	P03	P02	P01	P00
P0	Port 0	0FFC0H		1	1	R/V	V	1		1
						Input n	node			
			P17	P16	P15	P14	P13	P12	P11	P10
P1	Port 1	0FFC1H		•		R/V	V	•		
						Input n	node			
			P27	P26	P25	P24	P23	P22	P21	P20
P2	Port 2	0FFC4H				R/V	V			
						Input n	node			
			P37	P36	P35	_	P33	P32	P31	_
P3	Port 3	0FFC6H	R	R/W	R/W	-	R/W	R/W	R	-
			Input	1	1	-	1	1	Input	-
					_				P81	P80
P8	Port 8	0FFD0H			-				R	R
					-				Input	model

Note: Read/Write

R/W: Either read or wirite is possible
R: Only read is possible.
W: Only write is possible.

prohibit RMW: Prohibit Read Modify Write (Prohibit RES/SET Instruction etc.)

(2) I/O Port Control MSB LSB

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-	IRF0	IRFT0	IRFT1	-	EXT	P1C	POC
		0FFC2H	-		R		-	W	W	W
DOLOD	Port 01/		ı	0	0	0	-	0	0	0
P01CR (IRFL)	Control Reg.	prohibit RMW	_	Interrupt Requ 1 : Inte	iest Flag errupt being req	uested	_	P1, P2 control 0 : I/O Port 1 : Address bus	P1 Control 0 : In 1 : Out	PO Control 0 : In 1 : Out

TOSHIBA CORPORATION 79/86

(2) I/O Port Control

MSB

(2) I/O Port Control

MSB LSB

Symbol	Name	Address	7	6	5	Symb 4 l	Nam 6	Addres2s		7 1	6	0		5	
		0FFC5H	P27C	P26C	P25C	P24C	P23C	P22C	١	NAIT e2 1C	WAI	T CPC2 OC	;	RDE	Г
DOOD	Port 2	0110011				•	W	·		R/	W			R/W	
P2CR	Control Reg.	prohibit	0	0	0	0	0	0		0 0	0	0		0	T
(2) I/O Po	rt Control	^I RMW	MSB			P3CR	Port 3 Control Reg.	0FFC7H	00 01	iit control : 2state wai : normal wa : non wait			RD cont 0 : F		P C(0
Symbol	Name	Address	7	6	5	4	3	2		Timer d /1 (Output	0	1 1	external	'
						_	'			ZCE1		EDGE	-1 1	access Always	
		0FFD1H				_				W		W		RD	
DOOD	Port 8				L	_				0		0			
P8CR	Control Reg.	prohibit RMW				-				*INT1/TI2 control 1 : ZCD enable	0 :	0 ntrol level 1edge			

Symbol in () denotes another name.

(3) Watchdog Timer Control

MSB

LSB

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	EXF	DRVE
			R/W	V R/W		R/W	R/	W	R	R/W
	Watch Dog		1	0	0	0	0	0	Undefined	0
WDMOD	Timer Mode Reg.	0FFD2H	1 : WDT Enable	WDT Detection 00 : 2 ¹⁴ /fc 01 : 22 ¹⁶ /fc 10 : 2 ¹⁸ /fc 11 : 2 ²⁰ /fc	g Time	Warming up time 0 : 2 ¹⁴ /fc 1 : 2 ¹⁶ /fc	Standby mode 00 : RUN mode 01 : STOP mod 10 : IDLE1 mod 11 : IDLE2 mod	e de de	Invert each time EXX instruction is executed	1 : to drive pin in STOP mode
	Watch Dog	0FFD3H			_ W					
WDCR	/DCR Timer Mode prohibit						_			
		RMW			B1H : W	DT Disable cod	e code 4EH : WDT Clear code			

(4)	Timer/	'event	Counter	Control
-----	--------	--------	---------	---------

MSB

LSB

Symbol	Name	Address	7	6	5	4	3	2	1	0		
TREG0	8bit Timer Register 0	0FFD4H prohibit RMW		— W Undefined								
TREG1	8bit Timer Register 1	0FFD5H prohibit RMW		– W Undefined								
TREG2	8bit Timer Register 2	0FFD6H prohibit RMW		– R/W R: Counter Latch Register 2, W: *bit Timer Register 2 Undefined								

80/86 TOSHIBA CORPORATION

(4) Timer/event Counter Control MSB

LSB

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	8bit Timer	0FFD7H					_				
TREG3	Register 3	prohibit RMW	R/W R: Counter Latch Register 3, W: *bit Timer Register 3								
		TUVIVV	T0011/4	T0011/0	T0011/4		Indefined	T4 01 1/0	T0011/4	TOOLIVO	
			T3CLK1	T3CLK0	T2CLK1	T2CLK0 W	T1CLK1	T1CLK0	TOCLK1	/W	
	8bit Timer		0 R/	0	0	0	0	W 0	0	0	
TCLK	Source Clock	0FFD8H	8bit	U	00: –	U	8bit	U	00:-	U	
TOLK	Control Reg.	UFFD8H	00 : TO2TRG 01 : ØT1 10 : ØT16 11 : ØT256		00. – 01 : ØT1 10 : ØT16 11 : ØT256 (8bit mode only)		00 : TOOTRG 01 : ØT1 10 : ØT16 11 : ØT256		00: - 01: ØT1 10: ØT16 11: ØT256 (8bit mode only)		
			LATCH	_	-	_	TFF1C1	TFF1C0	TFF1IE	TFF1IS	
			W	-	-	_	1	N	R	W	
			1	-	-	_		-		0	
TFFCR	8bit Timer Flip-Flop Control Reg.	0FFD9H	0 : LATCH (one shot)	-	-	-	00 : Clear TFF1 01 : Set TFF1 10 : Invert TFF 11 : Don't care		1 : TFF1 Invert Enable	0: Invert by 8bit timer 0 1: Invert by 8-bit Timer 1	
			T23M1	T23M0	-	_	T10M1	T10M0	PWM01	PWM00	
			R/W		-	_	R,	W	R/W		
	8bit Timer		0	0	-	_	0	0	0	0	
TMOD	Mode Reg.	0FFDAH	(Note) 00 : 8bit Time 01 : 16bit Tim 10 : Don't Car 11 : Don't Car	er/Counter e	-	-	00: 8bit Timer 01: 16bit Timer 10: 8bit PPG 11: 8bit PWM		PWM Frequent 00: – 01: 2 ⁶ - 1 10: 2 ⁷ - 1 11: 2 ⁸ - 1	cy	
	8bit		BRATE1	BRATE0	PRRUN	T4RUN	T3RUN	T2RUN	T1RUN	TORUN	
	Timer/		R/	W			R/W		•	•	
TDUN	Serial	OFFDDIA	0	0	0	0	0	0	0	0	
TRUN	Channel Baud Rate Control Reg.	OFFDBH	00 : 300/150 01 : 1200/600 10 : 4800/240 11 : 19200/96))0	Prescaler & T 0 : Stop & Cle 1 : Run (Cour		Control				

Note: 00: 8bit Timer x 2 or 8bit counter + 8bit Timer 01: 16bit Timer or 16bit counter

(5) Serial Channel Control MSB

Symbol	Name	Addres	7	6	5	4	3	2	1	0
			TB8	Fixed at "0"	RXE	WU	SM1	SM0	SC1	SC0
	Serial					F	R/W		•	
COMOD	Channel	٥٦٢٥١١	Undefined	0	0	0	0	0	0	SCO O RG U A R
	Mode Register	OFFE9H	Transmission Bit-8 data in 9bit UART	Write "0"	1 : Receive Enable	1 : Wake up Enable	00 : I/O interfa 01 : UART 7bii 10 : UART 8bii 11 : UART 9bii	<u> </u>	00 : T02TRG 01 : BR 10 : ø1 11 : BR 1/2	
			RB8	-	-	OERR	-	FERR	-	-
	Serial Channel		R	-	_	R (Cle	eared to "0" by r	eading)	-	-
SCCR	Control	0FFEAH	Undefined	-	_	0	_	0	-	-
	Register		Receiving Bit-8 data	_	_	1 : Error Overrun	_	1 : Error Framing	_	_
SCBUF	Serial Channel	0FFEBH	RB7 TB7	RB6 TB6	RB5 TB5	RB4 TB4	RB3 TB3	RB2 TB2	RB1 TB1	
	Buffer	prohibit				R (Receiving)/	W (Transmission	n)		1
	Register	RMW				Unc	defined			

Also refer to P3CR, TRUN register.

Note: BR: Baud Rate Generator

(6)	Interrupt Control	MSB	LSB	,
(~)				

Symbol	Name	Address	7	6	5	4	3	2	1	0	
INTEL			IET2	IET3	-	IE1	-	-	IERX	IETX	
	Interrupt	0FFE6H		R/W							
INTLL	Enable	ULLEDIT	0	0	_	0	-	_	0	0	
	Mask					1 : Enab	le 0 : Disable			IERX IETX O O O IETO IET1 O O O Disable DERX DETX R/W O O O P1CR P0CR W O O O ntrols Controls In O: In Out 1: Out IRFRX IRFTX	
	Register		0	_	DET0	DET1	-	IE0	IET0	IET1	
INTEH		0FFE7H		R/	W			R,	/W		
(DMAEL)		OFFERT	0	_	0	0	_	0	0	0	
				1 : Enable	0 : Disable			1 : Enable	0 : Disable		
	Micro DMA Enable		_	_	_	_	_	_	DERX	DETX	
DMAEH	Register	0FFE8H	R/\						/W		
DIVINEIT		OTTLOTT	_	_	_	_	_	_	0 0	0	
						1: Enab	le 0 : Disable				
			_	IRF0	IRFT0	IRFT1	-	EXT			
			_	R			-	W	W		
IRFL		0FFC2H	_	0	0	0	-	0	0	0	
(P01CR)	prof	prohibit RMW	l	Interrupt Requ 1 : Interrupt b	uest Flag eing requested		_	P1, P2 Controls 0: I/O port 1: Address bus	P1 Controls 0: In 1: Out	Controls 0 : In	
		0FFC3H	IRFT2	IRFT3	IRFT4	IRF1	IRFT5	IRF2	IRFRX	IRFTX	
IRFH					R (0	nly IRF CLear c	ode can be used	I to write)			
"""		prohibit RMW	0	0	_	0	_	_	0	0	
		NIVIVV		1 : In	terrupt being re	quested (IRF is	cleared to "0" b	y writing IRF Cle	writing IRF Clear code).		

82/86 TOSHIBA CORPORATION

Symbol in () denotes another name.

6. Port Section Equivalent Circuit Diagram

• Reading the Circuit Diagram


Basically, the gate singles written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The dedicated signal is described below.


STOP: This signal becomes active "1" when the hold

mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit [DRIVE] is set to "1", however, STP remains at "0".


- The input protection resistans ranges from several tens of ohms to several hundreds of ohms.
- PO (D0 ~ D7)




• P1, P2




• P31, P37




• P32, P35, P36




• P33




• P80, NMI




• P81




•RESET



• CLK



• X1, X2



EA

