- D-C Triggered from Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, Up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- '122 and 'LS122 Have Internal Timing Resistors

#### description

These d-c triggered multivibrators feature output pulse-duration control by three methods. The basic pulse time is programmed by selection of external resistance and capacitance values (see typical application data). The '122 and 'LS122 have internal timing resistors that allow the circuits to be used with only an external capacitor, if so desired. Once triggered, the basic pulse duration may be extended by retriggering the gated low-level-active (A) or high-level-active (B) inputs, or be reduced by use of the overriding clear. Figure 1 illustrates pulse control by retriggering and early clear.

The 'LS122 and 'LS123 are provided enough Schmitt hysteresis to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond.

The  $R_{\mbox{\scriptsize int}}$  in nominall 10  $k\Omega$  for '122 and 'LS122.


SN54122, SN54LS122...J OR W PACKAGE SN74122...N PACKAGE SN74LS122...D OR N PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)

A1 🗆	1	U 14		Vcc
A2 🗀	2	13		R <sub>ext</sub> /C <sub>ext</sub>
B1 □	3	12	Þ	NC
B2 ☐	4	11		C <sub>ext</sub>
CLR	5	10		NC
₫□	6	9		Rint
GND□	7	8		Q


NOTES: 1. An external timing capacitor may be connected between  $C_{\text{ext}}$  and  $\text{Re}_{\text{xt}}/C_{\text{ext}}$  (positive).

- To use the internal timing resistor of '122 or 'LS122, connect R<sub>int</sub> to V<sub>CC</sub>.
- For improved pulse duration accuracy and repeatability, connect an external resistor between R<sub>ext</sub>/Ce<sub>xt</sub> and V<sub>CC</sub> with R<sub>int</sub> open-circuited.
- To obtain variable pulse durations, connect an external variable resistance between R<sub>int</sub> or R<sub>ext</sub>/C<sub>ext</sub> and VCC.


SN54123, SN54130, SN54LS123...J OR W PACKAGE SN74123, SN74130...N PACKAGE SN74LS123...D OR N PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS122 . . . FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS123 . . . FK PACKAGE (TOP VIEW) (SEE NOTES 1 THRU 4)




NC - No internal connection

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



#### description (continued)



NOTE: Retrigger pulses starting before 0.22 C<sub>ext</sub> (in picofrads) nanoseconds after the initial trigger pulse will be ignored and the output duration will remain unchanged.

#### FIGURE 1-TYPICAL INPUT/OUTPUT PULSES

122, LS122
FUNCTION TABLE

	INP	JTS			OUT	UTS
CLEAR	A1	A2	В1	<b>B2</b>	Q	ā
L	Х	X	Х	Х	L	Н
×	н	Н	Х	X	L†	нŤ
×	х	X	L	Х	L†	н†
×	х	Х	Х	L	L†	нŤ
н	L	Х	1	Н	Λ	U
Н	L	Χ	Н	†	Л	IJ
н	х	L	1	Н	$\mathcal{I}$	ប
н	х	L	Н	<b>†</b>	Л	ប
Н	н	1	Н	Н	V	J
н	1	$\downarrow$	Н	Н	V	υ,
н	ļ	Н	н	Н	Л	υ
1	L	Х	Н	н	7	v
1	×	L	Н	н	~	v

'123, '130, 'LS123 FUNCTION TABLE


INPL	JTS		ουτι	PUTS	
CLEAR	Α	В	Q	ā	
L	Х	Х	L	Н	
×	Н	Χ	L†	н†	
×	х	L	L†	нТ	
Н	L	<b>†</b>	J.	U	
Н	ţ	Н	Л	U	
1	L	Н	_√	v	


See explanation of function tables on page

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

#### logic diagram (positive logic)

#### logic symbol†







 $R_{\mbox{\scriptsize int}}$  is nominally 10  $k\Omega$  for '122 and 'LS122

#### logic diagram (positive logic) (each multivibrator)

'123, '130, 'LS123



#### logic symbol†




Pin numbers shown are for D, J, N, and W packages.


<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### schematics of inputs and outputs

'122, '123, '130 CIRCUITS



'LS122, 'LS123 CIRCUITS



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 \/
Input voltage: '122, '123, '130	· · · · · · · · · · · · · · · · / V
// \$122 // \$122	5.5 V
'LS122, 'LS123	
Operating free-air temperature range: SN54'	-55°C to 125°C
SN74'	= 55 C to 125 C
Storage temporature results	0°C to 70°C
Storage temperature range	65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



#### recommended operating conditions

		SN54'			SN74'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800			800	μA
Low-level output current, IOL			16			16	mA
Pulse duration, t <sub>W</sub>	40			40			ns
External timing resistance, R <sub>ext</sub>	5		25	5		50	kΩ
External capacitance, C <sub>ext</sub>		restrict	restriction No restriction			100	
Wiring capacitance at R <sub>ext</sub> /C <sub>ext</sub> terminal			50		710311101	50	
Operating free-air temperature, TA	-55		125	0		70	pF °C

## electrical characteristics over recommended free-air operating temperature range (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS†		122			<b>'123, '1</b> 3	30	
			120100	- Individual	MIN	TYP#	MAX	MIN	TYP±	MAX	UNIT
VIH	High-level input voltage				2	· · · · · ·		2	- · · · · · ·		V
VIL	Low-level input voltage						0.8			0.8	l v
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-1.5			-1.5	l v
Vон	High-level output voltage		V <sub>CC</sub> = MIN, See Note 5	I <sub>OH</sub> = -800 μA,	2.4	3.4	1.0	2.4	3.4	-1.5	V
VoL	Low-level output voltage		V <sub>CC</sub> = MIN, See Note 5	I <sub>OL</sub> = 16 mA,	7	0.2	0.4		0.2	0.4	V
11	Input current at maximum	input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
ΉΗ	High-level input current	Data inputs	\/ = MAAX				40	-		40	IIIA
-111		Clear input	V <sub>CC</sub> = MAX,	V   = 2.4 V			80			80	μA
HL	Low-level input current	Data inputs	V NAAY	V = 0.4 V			-1.6			-1.6	
114		Clear input	V <sub>CC</sub> = MAX,	V   = 0.4 V			-3.2			-3.2	mA
los	OS Short-circuit output current§		VCC = MAX,	See Note 5	-10		-40	-10		-40	mA
Icc	Supply current (quiescent of	r triggered)		See Notes 6 and 7		23	36	10	46	66	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 5. Ground  $C_{ext}$  to measure  $V_{OH}$  at Q,  $V_{OL}$  at  $\overline{Q}$ , or  $I_{OS}$  at Q.  $C_{ext}$  is open to measure  $V_{OH}$  at  $\overline{Q}$ ,  $V_{OL}$  at Q, or  $I_{OS}$  at  $\overline{Q}$ .
  - 6. Quiescent ICC is measured (after clearing) with 4.5 V applied to all clear and A inputs, B inputs grounded, all outputs open and  $R_{ext}$  = 25 k $\Omega$ .  $R_{int}$  of '122 is open.
  - 7. ICC is measured in the triggered state with 2.4 V applied to all clear and B inputs, A inputs grounded, all outputs open,  $C_{ext} = 0.02 \,\mu\text{F}$ , and  $R_{ext} = 25 \,\text{k}\Omega$ .  $R_{int}$  of '122 is open.

#### switching characteristics, VCC = 5 V, TA = 25°C, see note 8

DADAMETER	FROM	то					30				
PARAMETER¶	(INPUT)	(OUTPUT)	TEST CON	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
<sup>t</sup> PLH	A	Q				22	33		22	33	
	В					19	28		19	28	ns
tPHL	A	ā	C <sub>ext</sub> = 0, F C <sub>L</sub> = 15 pF, F	$R_{ext} = 5 k\Omega$ , $R_L = 400 \Omega$		30	40		30	40	
	В					27	36		27	36	ns
tPHL	Clear	<u> </u>	°			18	27		18	27	
tPLH						30	40		30	40	ns
t <sub>WQ</sub> (min)	A or B	Q				45	65		45	76	ns
<sup>t</sup> wQ	A or B	Q	$C_{ext} = 1000 pF,$ $C_{L} = 15 pF,$	$R_{ext} = 10 \text{ k}\Omega$ , $R_L = 400 \Omega$	3.08	3.42	3.76	2.76	3,03	3.37	μs

TtpLH = propagation delay time, low-to-high-level output

NOTE 8: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>§</sup> Not more than one output should be shorted at a time.

tpHL = propagation delay time, high-to-low-level output

 $t_{WQ}$  = duration of pulse at output Q.

#### SN54LS122, SN54LS123, SN74LS122, SN74LS123 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SDLS043 - DECEMBER 1983 - REVISED MARCH 1988

#### recommended operating conditions

		SN54LS'			SN74LS'			
	MIN	NOM	MAX	MIN	MOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-400			-400	μА	
Low-level output current, IOL			4			8	mA	
Pulse duration, t <sub>W</sub>	40			40			ns	
External timing resistance, R <sub>ext</sub>	5		180	5		260	kΩ	
External capacitance, C <sub>ext</sub>	No	restric	tion	n No restriction				
Wiring capacitance at R <sub>ext</sub> /C <sub>ext</sub> terminal			50			50	pF	
Operating free-air temperature, TA	-55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEC	T CONDITIONS†			SN54LS	•		SN74LS	,	
	FARAMETER	1 53	T CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.5			-1.5	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	$V_{IH} = 2 V$ , $I_{OH} = -400 \mu A$		2.5	3.5		2.7	3.5		V
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25 0.35	0.4	٧
l <sub>1</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0.1			0.1	mA
Iн	High-level input current	VCC = MAX,	V <sub>1</sub> = 2.7 V				20			20	μΑ
IL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX			20		-100	-20		-100	mA
lcc	Supply current (quiescent or triggered)	V <sub>CC</sub> = MAX,	See Note 13	'LS122 'LS123		6 12	11 20		6 12	11 20	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 12. To measure V<sub>OH</sub> at Q, V<sub>OL</sub> at Q, or los at Q, ground R<sub>ext</sub>/C<sub>ext</sub>, apply 2 V to B and clear, and pulse A from 2 V to 0 V.

#### switching characteristics, VCC = 5 V, TA = 25°C (see note 8)

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
tout	Α	α				23	33	
<sup>t</sup> PLH	В	u u				23	44	ns
tPHL	Α	$\begin{array}{c c} A & \overline{Q} & C_{ext} = 0, \\ \hline C_{l} = 15  pF, \\ \hline \end{array}$	C -0	B = 5 1:0		32	45	
PHL	В		Cext - U,	$R_{ext} = 5 k\Omega$ , $R_{L} = 2 k\Omega$		34	56	ns
tPHL.	Class		CL = 15 pr,			20	27	
<sup>t</sup> PLH	Cieal					28	45	ns
t <sub>wQ</sub> (min)	A or B	Q				116	200	ns
twQ	A or B	Q	C <sub>ext</sub> = 1000 pF, C <sub>L</sub> = 15 pF,	$R_{ext} = 10 k\Omega$ , $R_L = 2 k\Omega$	4	4.5	5	μs

TtpLH = propagation delay time, low-to-high-level output



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>§</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

<sup>13.</sup> With all outputs open and 4.5 V applied to all data and clear inputs. ICC is measured after a momentary ground, then 4.5 V, is applied to A or B inputs.

 $t_{\mbox{\footnotesize{PHL}}}$  = propagation delay time, high-to-low-level output

 $t_{WQ}$  = duration of pulse at output Q.

NOTE 8: Load circuits and voltage waveforms are shown in Section 1.

#### TYPICAL APPLICATION DATA FOR '122, '123, '130

For pulse durations when  $C_{ext} \leq 1000$  pF, see Figure 4.

The output pulse duration is primarily a function of the external capacitor and resistor. For  $C_{\text{ext}} > 1000 \text{ pF}$ , the output pulse duration ( $t_{\text{W}}$ ) is defined as:

$$t_W = K \cdot R_T \cdot C_{ext} \left( 1 + \frac{0.7}{R_T} \right)$$

where

K is 0.32 for '122, 0.28 for '123 and '130

 $R_T$  is in  $k\Omega$  (internal or external timing resistance.)


Cext is in pF

tw is in ns

To prevent reverse voltage across  $C_{\text{ext}}$ , it is recommended that the method shown in Figure 2 be employed when using electrolytic capacitors and in applications utilizing the clear function. In all applications using the diode, the pulse duration is:


$$t_{W} = K_{D} \cdot R_{T} \cdot C_{ext} \left( 1 + \frac{0.7}{R_{T}} \right)$$

Kp is 0.28 for '122, 0.25 for '123 and '130




TIMING COMPONENT CONNECTIONS WHEN  $C_{ext} \geq 1000 \; \text{pF AND CLEAR IS USED}$  FIGURE 2

Applications requiring more precise pulse durations (up to 28 seconds) and not requiring the clear feature can best be satisfied with the '121.



TIMING COMPONENT CONNECTIONS FIGURE 3

TYPICAL OUTPUT PULSE DURATION vs
EXTERNAL TIMING CAPACITANCE



<sup>†</sup>These values of resistance exceed the maximum recommended for use over the full temperature range of the SN54' circuits.

#### TYPICAL APPLICATION DATA FOR 'LS122, 'LS123

The basic output pulse duration is essentially determined by the values of external capacitance and timing resistance. For pulse durations when  $C_{\text{ext}} \le 1000 \text{ pF}$ , use Figure 6, or use Figure 7 where the pulse duration may be defined as:

$$t_W = K \cdot R_T \cdot C_{ext}$$


When  $C_{ext} \ge 1 \mu F$ , the output pulse width is defined as:

$$t_W = 0.33 \cdot R_T \cdot C_{ext}$$

For the above two equations, as applicable;


K is multiplier factor, see Figure 7 RT is in  $k\Omega$  (internal or external timing resistance)  $C_{\text{ext}}$  is in pF  $t_{\text{W}}$  is in ns

For maximum noise immunity, system ground should be applied to the  $C_{\text{ext}}$  node, even though the  $C_{\text{ext}}$  node is already tied to the ground lead internally. Due to the timing scheme used by the 'LS122 and 'LS123, a switching diode is not required to prevent reverse biasing when using electolytic capacitors.



TIMING COMPONENT CONNECTIONS
FIGURE 5

# 'LS122, 'LS123 TYPICAL OUTPUT PULSE DURATION vs



<sup>†</sup>This value of resistance exceeds the maximum recommended for use over the full temperature range of the SN54LS circuits.

FIGURE 6



### TYPICAL APPLICATION DATA FOR 'LS122, 'LS123†







FIGURE 7

#### VARIATION IN OUTPUT PULSE DURATION



## DISTRIBUTION OF UNITS vs OUTPUT PULSE DURATION




FIGURE 8

## VARIATION IN OUTPUT PULSE DURATION

#### vs FREE-AIR TEMPERATURE




FIGURE 10

NOTE 14: For the 'LS122, the internal timing resistor, R<sub>int</sub> was used. For the 'LS122/123, an external timing resistor was used for R<sub>T</sub>.

†Data for temperatures below 0°C and above 70°C and for suply voltages below 4.75 V and above 5.25 V are applicable for SN54LS122 and SN54LS123 only.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated