

## 8 Gb, 1-bit ECC, x8 I/O, 3 V, V<sub>CC</sub> NAND Flash Memory for Embedded

### General Description

The Cypress S34ML08G1 8-Gb NAND is offered in 3.3 V<sub>CC</sub> with x8 I/O interface. This document contains information for the S34ML08G1 device, which is a dual-die stack of two S34ML04G1 die. For detailed specifications, please refer to the discrete die datasheet: [S34ML04G1](#).

### Distinctive Characteristics

- Density
  - 8 Gb (4 Gb × 2)
- Architecture (For each 4 Gb device)
  - Input / Output Bus Width: 8-bits
  - Page Size: (2048 + 64) bytes; 64 bytes is spare area
  - Block Size: 64 Pages or (128k + 4k) bytes
  - Plane Size
    - 2048 Blocks per Plane or (256M + 8M) bytes
  - Device Size
    - 2 Planes per Device or 512 Mbyte
- NAND Flash Interface
  - Open NAND Flash Interface (ONFI) 1.0 compliant
  - Address, Data and Commands multiplexed
- Supply Voltage
  - 3.3 V device: V<sub>CC</sub> = 2.7 V ~ 3.6 V
- Security
  - One Time Programmable (OTP) area
  - Hardware program/erase disabled during power transition
- Additional Features
  - Supports Multiplane Program and Erase commands
  - Supports Copy Back Program
  - Supports Multiplane Copy Back Program
  - Supports Read Cache
- Electronic Signature
  - Manufacturer ID: 01h
- Operating Temperature
  - Industrial: –40 °C to 85 °C
  - Automotive: –40 °C to 105 °C

### Performance


- Page Read / Program
  - Random access: 25 µs (Max)
  - Sequential access: 25 ns (Min)
  - Program time / Multiplane Program time: 200 µs (Typ)
- Block Erase / Multiplane Erase (S34ML04G1)
  - Block Erase time: 3.5 ms (Typ)
- Reliability
  - 100,000 Program / Erase cycles (Typ)  
(with 1 bit / 512 + 16 byte ECC)
  - 10 Year Data retention (Typ)
  - Blocks zero and one are valid and will be valid for at least 1000 program-erase cycles with ECC
- Package Options
  - Lead Free and Low Halogen
  - 48-Pin TSOP 12 × 20 × 1.2 mm
  - 63-Ball BGA 9 × 11 × 1 mm

## Contents

|   |           |
|---|-----------|
| <b>General Description .....</b>  | <b>1</b>  |
| <b>Distinctive Characteristics .....</b>  | <b>1</b>  |
| <b>Performance.....</b>   | <b>1</b>  |
| <b>1. Connection Diagram.....</b>   | <b>3</b>  |
| <b>2. Pin Description.....</b>  | <b>5</b>  |
| <b>3. Block Diagrams.....</b>   | <b>6</b>  |
| <b>4. Addressing .....</b>  | <b>8</b>  |
| <b>5. Read Status Enhanced .....</b>  | <b>8</b>  |
| <b>6. Extended Read Status .....</b>  | <b>8</b>  |
| <b>7. Read ID.....</b>  | <b>9</b>  |
| 7.1 Read Parameter Page .....   | 10        |
| <b>8. Electrical Characteristics .....</b>  | <b>12</b> |
| 8.1 Valid Blocks .....  | 12        |
| 8.2 Recommended Operating Conditions.....   | 12        |
| 8.3 DC Characteristics .....  | 13        |
| 8.4 Pin Capacitance.....  | 13        |
| 8.5 Power Consumptions and Pin Capacitance for Allowed<br>Stacking Configurations ..... | 13        |
| <b>9. Physical Interface .....</b>  | <b>14</b> |
| 9.1 Physical Diagram .....  | 14        |
| <b>10. Ordering Information .....</b>   | <b>16</b> |
| <b>11. Appendix A — Errata .....</b>  | <b>17</b> |
| <b>12. Revision History.....</b>  | <b>18</b> |

## 1. Connection Diagram


**Figure 1.1** 48-Pin TSOP1 Contact x8 Device (1 CE 8 Gb)



**Note:**

1. These pins should be connected to power supply or ground (as designated) following the ONFI specification, however they might not be bonded internally.


**Figure 1.2** 48-Pin TSOP1 Contact x8 Device (2 CE 8 Gb)



**Note:**

1. These pins should be connected to power supply or ground (as designated) following the ONFI specification, however they might not be bonded internally.

**Figure 1.3** 63-BGA Contact, x8 Device, Single CE (Top View)



**Note:**

1. These pins should be connected to power supply or ground (as designated) following the ONFI specification, however they might not be bonded internally.

## 2. Pin Description

**Table 2.1** Pin Description


| Pin Name    | Description   |
|-------------|---|
| I/O0 - I/O7 | <b>Inputs/Outputs.</b> The I/O pins are used for command input, address input, data input, and data output. The I/O pins float to High-Z when the device is deselected or the outputs are disabled.   |
| CLE         | <b>Command Latch Enable.</b> This input activates the latching of the I/O inputs inside the Command Register on the rising edge of Write Enable (WE#).  |
| ALE         | <b>Address Latch Enable.</b> This input activates the latching of the I/O inputs inside the Address Register on the rising edge of Write Enable (WE#).  |
| CE#         | <b>Chip Enable.</b> This input controls the selection of the device. When the device is not busy CE# low selects the memory.  |
| WE#         | <b>Write Enable.</b> This input latches Command, Address and Data. The I/O inputs are latched on the rising edge of WE#.  |
| RE#         | <b>Read Enable.</b> The RE# input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid $t_{REA}$ after the falling edge of RE# which also increments the internal column address counter by one. |
| WP#         | <b>Write Protect.</b> The WP# pin, when low, provides hardware protection against undesired data modification (program / erase).  |
| R/B#        | <b>Ready Busy.</b> The Ready/Busy output is an Open Drain pin that signals the state of the memory.   |
| VCC         | <b>Supply Voltage.</b> The $V_{CC}$ supplies the power for all the operations (Read, Program, Erase). An internal lock circuit prevents the insertion of Commands when $V_{CC}$ is less than $V_{LKO}$ .                                    |
| VSS         | <b>Ground.</b>  |
| NC          | <b>Not Connected.</b>   |

**Notes:**


1. A 0.1  $\mu F$  capacitor should be connected between the  $V_{CC}$  Supply Voltage pin and the  $V_{SS}$  Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.
2. An internal voltage detector disables all functions whenever  $V_{CC}$  is below 1.8V to protect the device from any involuntary program/erase during power transitions.

### 3. Block Diagrams


**Figure 3.1** Functional Block Diagram — 4 Gb



**Figure 3.2** Block Diagram — 1 CE (4 Gb x 8)



**Figure 3.3** Block Diagram — 2 CE (4 Gb x 8)



## 4. Addressing

**Table 4.1** Address Cycle Map

| Bus Cycle               | I/O0      | I/O1       | I/O2       | I/O3       | I/O4      | I/O5      | I/O6       | I/O7      |
|-------------------------|-----------|------------|------------|------------|-----------|-----------|------------|-----------|
| 1st / Col. Add. 1       | A0 (CA0)  | A1 (CA1)   | A2 (CA2)   | A3 (CA3)   | A4 (CA4)  | A5 (CA5)  | A6 (CA6)   | A7 (CA7)  |
| 2nd / Col. Add. 2       | A8 (CA8)  | A9 (CA9)   | A10 (CA10) | A11 (CA11) | Low       | Low       | Low        | Low       |
| 3rd / Row Add. 1        | A12 (PA0) | A13 (PA1)  | A14 (PA2)  | A15 (PA3)  | A16 (PA4) | A17 (PA5) | A18 (PLA0) | A19 (BA0) |
| 4th / Row Add. 2        | A20 (BA1) | A21 (BA2)  | A22 (BA3)  | A23 (BA4)  | A24 (BA5) | A25 (BA6) | A26 (BA7)  | A27 (BA8) |
| 5th / Row Add. 3<br>(6) | A28 (BA9) | A29 (BA10) | A30 (BA11) | Low        | Low       | Low       | Low        | Low       |

**Notes:**

1. CAx = Column Address bit.
2. PAx = Page Address bit.
3. PLA0 = Plane Address bit zero.
4. BAx = Block Address bit.
5. Block address concatenated with page address and plane address = actual page address, also known as the row address.
6. A30 for 8 Gb (4 Gb x 2 – DDP) (1CE).

For the address bits, the following rules apply:

- A0 - A11: column address in the page
- A12 - A17: page address in the block
- A18: plane address (for multiplane operations) / block address (for normal operations)
- A19 - A30: block address

## 5. Read Status Enhanced

Read Status Enhanced is used to retrieve the status value for a previous operation in the following cases:

- In the case of concurrent operations on a multi-die stack.

When two dies are stacked to form a dual-die package (DDP), it is possible to run one operation on the first die, then activate a different operation on the second die, for example: Erase while Read, Read while Program, etc.

- In the case of multiplane operations in the same die.

## 6. Extended Read Status

Multi-die stack devices support the Extended Read Status operation. When two operations are active in separate dies at the same time, this feature allows the host to check the status of a given die. For example, the first die could be executing a Page Program while the second die is performing a Page Read. Refer to [Table 6.1](#) for a description of each command.

**Table 6.1** Extended Read Status

| Command | Die    | Row Address with 4 Gb Dies |
|---------|--------|----------------------------|
| F2h     | First  | 0 to 3FFFFh                |
| F3h     | Second | 40000h to 7FFFFh           |



## 7. Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h.

**Note:** If you want to execute Read Status command (0x70) after Read ID sequence, you should input dummy command (0x00) before Read Status command (0x70).

For the S34ML04G1 device, five read cycles sequentially output the manufacturer code (01h), and the device code and 3rd, 4th, and 5th cycle ID, respectively. The command register remains in Read ID mode until further commands are issued to it.


**Table 7.1** Read ID for Supported Configurations (1)

| Density                                   | Org | V <sub>CC</sub> | 1st | 2nd | 3rd | 4th | 5th |
|---|-----|-----------------|-----|-----|-----|-----|-----|
| 4 Gb                                      | x8  | 3.3V            | 01h | DCh | 90h | 95h | 54h |
| 8 Gb<br>(4 Gb x 2 – DDP with two CE#)     | x8  | 3.3V            | 01h | DCh | 90h | 95h | 54h |
| 8 Gb<br>(4 Gb x 2 – DDP with one CE#) (1) | x8  | 3.3V            | 01h | D3h | D1h | 95h | 58h |

**Note:**

1. See See Appendix A — Errata on page 17. for information on READ ID in MCPs.

**Figure 7.1** Read ID Operation Timing — 8 Gb



## 5<sup>th</sup> ID Data

**Table 7.2** Read ID Byte 5 Description — S34ML04G1

|                                    | Description | I/O7 | I/O6 I/O5 I/O4 | I/O3 I/O2 | I/O1 | I/O0 |
|------------------------------------|-------------|------|----------------|-----------|------|------|
| Plane Number                       | 1           |      |                | 0 0       |      |      |
|                                    | 2           |      |                | 0 1       |      |      |
|                                    | 4           |      |                | 1 0       |      |      |
|                                    | 8           |      |                | 1 1       |      |      |
| Plane Size<br>(without spare area) | 64 Mb       |      | 0 0 0          |           |      |      |
|                                    | 128 Mb      |      | 0 0 1          |           |      |      |
|                                    | 256 Mb      |      | 0 1 0          |           |      |      |
|                                    | 512 Mb      |      | 0 1 1          |           |      |      |
|                                    | 1 Gb        |      | 1 0 0          |           |      |      |
|                                    | 2 Gb        |      | 1 0 1          |           |      |      |
|                                    | 4 Gb        |      | 1 1 0          |           |      |      |
|                                    | 8 Gb        |      | 1 1 1          |           |      |      |
| Reserved                           |             | 0    |                |           | 0    | 0    |

## 7.1 Read Parameter Page

The device supports the ONFI Read Parameter Page operation, initiated by writing ECh to the command register, followed by an address input of 00h. The command register remains in Parameter Page mode until further commands are issued to it. [Table 7.3](#) explains the parameter fields.

**Note:** For 41nm 2Gb/4Gb Cypress NAND, for a particular condition, the Read Parameter Page command does not give the correct values. To overcome this issue, the host must issue a Reset command before the Read Parameter Page command. Issuance of Reset before the Read Parameter Page command will provide the correct values and will not output 00h values. This does not apply to 48nm 1Gb.

**Table 7.3** Parameter Page Description (Sheet 1 of 3)

| Byte   | O/M | Description  | Values             |
|--|-----|--|--------------------|
| <b>Revision Information and Features Block</b> |     |  |                    |
| 0-3  | M   | Parameter page signature<br>Byte 0: 4Fh, "O"<br>Byte 1: 4Eh, "N"<br>Byte 2: 46h, "F"<br>Byte 3: 49h, "I"   | 4Fh, 4Eh, 46h, 49h |
| 4-5  | M   | Revision number<br>2-15 Reserved (0)<br>1 1 = supports ONFI version 1.0<br>0 Reserved (0)  | 02h, 00h           |
| 6-7  | M   | Features supported<br>5-15 Reserved (0)<br>4 1 = supports odd to even page Copyback<br>3 1 = supports interleaved operations<br>2 1 = supports non-sequential page programming<br>1 1 = supports multiple LUN operations<br>0 1 = supports 16-bit data bus width                       | 1Eh, 00h           |
| 8-9  | M   | Optional commands supported<br>6-15 Reserved (0)<br>5 1 = supports Read Unique ID<br>4 1 = supports Copyback<br>3 1 = supports Read Status Enhanced<br>2 1 = supports Get Features and Set Features<br>1 1 = supports Read Cache commands<br>0 1 = supports Page Cache Program command | 1Bh, 00h           |
| 10-31  |     | Reserved (0)   | 00h                |

**Table 7.3** Parameter Page Description (Sheet 2 of 3)

| Byte                                  | O/M | Description  | Values  |
|---------------------------------------|-----|--|---|
| <b>Manufacturer Information Block</b> |     |  |   |
| 32-43                                 | M   | Device manufacturer (12 ASCII characters)  | 53h, 50h, 41h, 4Eh, 53h, 49h, 4Fh, 4Eh, 20h, 20h, 20h, 20h                                    |
| 44-63                                 | M   | Device model (20 ASCII characters)   | 53h, 33h, 34h, 4Dh, 4Ch, 30h, 38h, 47h, 31h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h |
| 64                                    | M   | JEDEC manufacturer ID  | 01h   |
| 65-66                                 | O   | Date code  | 00h   |
| 67-79                                 |     | Reserved (0)   | 00h   |
| <b>Memory Organization Block</b>      |     |  |   |
| 80-83                                 | M   | Number of data bytes per page  | 00h, 08h, 00h, 00h  |
| 84-85                                 | M   | Number of spare bytes per page   | 40h, 00h  |
| 86-89                                 | M   | Number of data bytes per partial page  | 00h, 02h, 00h, 00h  |
| 90-91                                 | M   | Number of spare bytes per partial page   | 10h, 00h  |
| 92-95                                 | M   | Number of pages per block  | 40h, 00h, 00h, 00h  |
| 96-99                                 | M   | Number of blocks per logical unit (LUN)  | 00h, 10h, 00h, 00h  |
| 100                                   | M   | Number of logical units (LUNs)   | 02h   |
| 101                                   | M   | Number of address cycles<br>4-7 Column address cycles<br>0-3 Row address cycles  | 23h   |
| 102                                   | M   | Number of bits per cell  | 01h   |
| 103-104                               | M   | Bad blocks maximum per LUN   | 50h, 00h  |
| 105-106                               | M   | Block endurance  | 01h, 05h  |
| 107                                   | M   | Guaranteed valid blocks at beginning of target   | 01h   |
| 108-109                               | M   | Block endurance for guaranteed valid blocks  | 01h, 03h  |
| 110                                   | M   | Number of programs per page  | 04h   |
| 111                                   | M   | Partial programming attributes<br>5-7 Reserved<br>4 1 = partial page layout is partial page data followed by partial page spare<br>1-3 Reserved<br>0 1 = partial page programming has constraints  | 00h   |
| 112                                   | M   | Number of bits ECC correctability  | 01h   |
| 113                                   | M   | Number of interleaved address bits<br>4-7 Reserved (0)<br>0-3 Number of interleaved address bits   | 01h   |
| 114                                   | O   | Interleaved operation attributes<br>4-7 Reserved (0)<br>3 Address restrictions for program cache<br>2 1 = program cache supported<br>1 1 = no block address restrictions<br>0 Overlapped / concurrent interleaving support                           | 04h   |
| 115-127                               |     | Reserved (0)   | 00h   |
| <b>Electrical Parameters Block</b>    |     |  |   |
| 128                                   | M   | I/O pin capacitance  | 0Ah   |
| 129-130                               | M   | Timing mode support<br>6-15 Reserved (0)<br>5 1 = supports timing mode 5<br>4 1 = supports timing mode 4<br>3 1 = supports timing mode 3<br>2 1 = supports timing mode 2<br>1 1 = supports timing mode 1<br>0 1 = supports timing mode 0, shall be 1 | 1Fh, 00h  |

**Table 7.3** Parameter Page Description (Sheet 3 of 3)

| Byte                             | O/M | Description  | Values                      |
|----------------------------------|-----|--|-----------------------------|
| 131-132                          | O   | Program cache timing mode support<br>6-15 Reserved (0)<br>5 1 = supports timing mode 5<br>4 1 = supports timing mode 4<br>3 1 = supports timing mode 3<br>2 1 = supports timing mode 2<br>1 1 = supports timing mode 1<br>0 1 = supports timing mode 0 | 1Fh, 00h                    |
| 133-134                          | M   | $t_{\text{PROG}}$ Maximum page program time ( $\mu\text{s}$ )  | BCh, 02h                    |
| 135-136                          | M   | $t_{\text{BERS}}$ Maximum block erase time ( $\mu\text{s}$ )   | 10h, 27h                    |
| 137-138                          | M   | $t_{\text{R}}$ Maximum page read time ( $\mu\text{s}$ )  | 19h, 00h                    |
| 139-140                          | M   | $t_{\text{CCS}}$ Minimum Change Column setup time (ns)   | 64h, 00h                    |
| 141-163                          |     | Reserved (0)   | 00h                         |
| <b>Vendor Block</b>              |     |  |                             |
| 164-165                          | M   | Vendor specific Revision number  | 00h                         |
| 166-253                          |     | Vendor specific  | 00h                         |
| 254-255                          | M   | Integrity CRC  | 7Bh, 09h                    |
| <b>Redundant Parameter Pages</b> |     |  |                             |
| 256-511                          | M   | Value of bytes 0-255   | Repeat Value of bytes 0-255 |
| 512-767                          | M   | Value of bytes 0-255   | Repeat Value of bytes 0-255 |
| 768+                             | O   | Additional redundant parameter pages   | FFh                         |

**Note:**

1. "O" Stands for Optional, "M" for Mandatory.

## 8. Electrical Characteristics

### 8.1 Valid Blocks

**Table 8.1** Valid Blocks — 4 Gb

| Device    | Symbol          | Min      | Typ | Max  | Unit   |
|-----------|-----------------|----------|-----|------|--------|
| S34ML04G1 | $N_{\text{VB}}$ | 4016     | —   | 4096 | Blocks |
| S34ML08G1 | $N_{\text{VB}}$ | 8032 (1) | —   | 8192 | Blocks |

**Note:**

1. Each 4 Gb has maximum 80 bad blocks.

### 8.2 Recommended Operating Conditions

**Table 8.2** Recommended Operating Conditions

| Parameter             | Symbol | Min | Typ | Max | Units |
|-----------------------|--------|-----|-----|-----|-------|
| Vcc Supply Voltage    | Vcc    | 2.7 | 3.3 | 3.6 | V     |
| Ground Supply Voltage | Vss    | 0   | 0   | 0   | V     |

## 8.3 DC Characteristics

**Table 8.3** DC Characteristics and Operating Conditions

(Values listed are for each 4 Gb NAND, 8 Gb (4 Gb x 2) will be additive accordingly)

| Parameter                         |                 | Symbol          | Test Conditions  | Min                 | Typ | Max                 | Units         |
|-----------------------------------|-----------------|-----------------|--|---------------------|-----|---------------------|---------------|
| Power-On Current                  |                 | $I_{CC0}$       | Power up Current   | —                   | 15  | 30                  | mA            |
| Operating Current                 | Sequential Read | $I_{CC1}$       | $t_{RC} = t_{RC}(\text{min})$ , $CE\# = V_{IL}$ , $I_{OUT} = 0 \text{ mA}$ | —                   | 15  | 30                  | mA            |
|                                   | Program         | $I_{CC2}$       | Normal   | —                   | —   | 30                  | mA            |
|                                   |                 |                 | Cache  | —                   | —   | 40                  | mA            |
|                                   | Erase           | $I_{CC3}$       | —  | —                   | 15  | 30                  | mA            |
| Standby current, (TTL)            |                 | $I_{CC4}$       | $CE\# = V_{IH}$ , $WP\# = 0V/V_{CC}$                                       | —                   | —   | 1                   | mA            |
| Standby current, (CMOS)           |                 | $I_{CC5}$       | $CE\# = V_{CC}-0.2$ , $WP\# = 0/V_{CC}$                                    | —                   | 10  | 50                  | $\mu\text{A}$ |
| Input Leakage Current             |                 | $I_{LI}$        | $V_{IN} = 0 \text{ to } 3.6\text{V}$                                       | —                   | —   | $\pm 10$            | $\mu\text{A}$ |
| Output Leakage Current            |                 | $I_{LO}$        | $V_{OUT} = 0 \text{ to } 3.6\text{V}$                                      | —                   | —   | $\pm 10$            | $\mu\text{A}$ |
| Input High Voltage                |                 | $V_{IH}$        | —  | $V_{CC} \times 0.8$ | —   | $V_{CC} + 0.3$      | V             |
| Input Low Voltage                 |                 | $V_{IL}$        | —  | -0.3                | —   | $V_{CC} \times 0.2$ | V             |
| Output High Voltage               |                 | $V_{OH}$        | $I_{OH} = -400 \mu\text{A}$  | 2.4                 | —   | —                   | V             |
| Output Low Voltage                |                 | $V_{OL}$        | $I_{OL} = 2.1 \text{ mA}$  | —                   | —   | 0.4                 | V             |
| Output Low Current (R/B#)         |                 | $I_{OL(R/B\#)}$ | $V_{OL} = 0.4\text{V}$   | 8                   | 10  | —                   | mA            |
| Erase and Program Lockout Voltage |                 | $V_{LKO}$       | —  | —                   | 1.8 | —                   | V             |

**Notes:**

1. All  $V_{CC}$  pins, and  $V_{SS}$  pins respectively, are shorted together.
2. Values listed in this table refer to the complete voltage range for  $V_{CC}$  and to a single device in case of device stacking.
3. All current measurements are performed with a  $0.1 \mu\text{F}$  capacitor connected between the  $V_{CC}$  Supply Voltage pin and the  $V_{SS}$  Ground pin.
4. Standby current measurement can be performed after the device has completed the initialization process at power-up.

## 8.4 Pin Capacitance

**Table 8.4** Pin Capacitance (TA = 25°C, f=1.0 MHz)

| Parameter      | Symbol   | Test Condition       | Min | Max | Unit |
|----------------|----------|----------------------|-----|-----|------|
| Input          | $C_{IN}$ | $V_{IN} = 0\text{V}$ | —   | 10  | pF   |
| Input / Output | $C_{IO}$ | $V_{IL} = 0\text{V}$ | —   | 10  | pF   |

**Note:**

1. For the stacked devices version the Input is  $10 \text{ pF} \times [\text{number of stacked chips}]$  and the Input/Output is  $10 \text{ pF} \times [\text{number of stacked chips}]$ .

## 8.5 Power Consumptions and Pin Capacitance for Allowed Stacking Configurations

When multiple dies are stacked in the same package, the power consumption of the stack will increase according to the number of chips. As an example, the standby current is the sum of the standby currents of all the chips, while the active power consumption depends on the number of chips concurrently executing different operations.


When multiple dies are stacked in the same package the pin/ball capacitance for the single input and the single input/output of the combo package must be calculated based on the number of chips sharing that input or that pin/ball.

## 9. Physical Interface

### 9.1 Physical Diagram

#### 9.1.1 48-Pin Thin Small Outline Package (TSOP1)

**Figure 9.1** TS2 48 — 48-lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline



| PACKAGE | TS2 48        |       |       |
|---------|---------------|-------|-------|
| JEDEC   | MO-142 (D) DD |       |       |
| SYMBOL  | MIN           | NOM   | MAX   |
| A       | ---           | ---   | 1.20  |
| A1      | 0.05          | ---   | 0.15  |
| A2      | 0.95          | 1.00  | 1.05  |
| b1      | 0.17          | 0.20  | 0.23  |
| b       | 0.17          | 0.22  | 0.27  |
| c1      | 0.10          | ---   | 0.16  |
| c       | 0.10          | ---   | 0.21  |
| D       | 19.80         | 20.00 | 20.20 |
| D1      | 18.30         | 18.40 | 18.50 |
| E       | 11.90         | 12.00 | 12.10 |
| e       | 0.50 BASIC    |       |       |
| L       | 0.50          | 0.60  | 0.70  |
| θ       | 0°            | ---   | 8     |
| R       | 0.08          | ---   | 0.20  |
| N       | 48            |       |       |


#### NOTES:

1. DIMENSIONS ARE IN MILLIMETERS (mm). (DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1994).
2. PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
3. PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN); INK OR LASER MARK.
4. TO BE DETERMINED AT THE SEATING PLANE [C], THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
5. DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
6. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.
7. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
8. LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.
9. DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

5007 \ f16-038 \ 6.5.13

## 9.1.2 63-Pin Ball Grid Array (BGA)

**Figure 9.2** VLD063 — 63-Pin BGA, 11 mm x 9 mm Package



|         |  |      |      |                          |
|---------|--|------|------|--------------------------|
| PACKAGE | VLD 063  |      |      |                          |
| JEDEC   | M0-207(M)  |      |      |                          |
|         | 11.00 mm x 9.00 mm<br>PACKAGE  |      |      |                          |
| SYMBOL  | MIN  | NOM  | MAX  | NOTE                     |
| A       | ---  | ---  | 1.00 | PROFILE                  |
| A1      | 0.25   | ---  | ---  | BALL HEIGHT              |
| D       | 11.00 BSC.   |      |      | BODY SIZE                |
| E       | 9.00 BSC.  |      |      | BODY SIZE                |
| D1      | 8.80 BSC.  |      |      | MATRIX FOOTPRINT         |
| E1      | 7.20 BSC.  |      |      | MATRIX FOOTPRINT         |
| MD      | 12   |      |      | MATRIX SIZE D DIRECTION  |
| ME      | 10   |      |      | MATRIX SIZE E DIRECTION  |
| n       | 63   |      |      | BALL COUNT               |
| ø b     | 0.40   | 0.45 | 0.50 | BALL DIAMETER            |
| eE      | 0.80 BSC.  |      |      | BALL PITCH               |
| eD      | 0.80 BSC.  |      |      | BALL PITCH               |
| SD      | 0.40 BSC.  |      |      | SOLDER BALL PLACEMENT    |
| SE      | 0.40 BSC.  |      |      | SOLDER BALL PLACEMENT    |
|         | A3-A8,B2-B8,C1,C2,C9,C10<br>D1,D2,D9,D10,E1,E2,E9,E10<br>F1,F2,F9,F10,G1,G2,G9,G10<br>H1,H2,H9,H10,J1,J2,J9,J10<br>K1,K2,K9,K10<br>L3-L8,M3-M8 |      |      | DEPOPULATED SOLDER BALLS |


**NOTES:**

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- [e] REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.  
SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.  
n IS THE TOTAL NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.  
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.  
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- "\*" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

g5013 \ 16-038.28 \ 6.5.13

## 10. Ordering Information

The ordering part number is formed by a valid combination of the following:



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

| Valid Combinations |         |            |           |              |                   |                             |              |                     |
|--------------------|---------|------------|-----------|--------------|-------------------|-----------------------------|--------------|---------------------|
| Device Family      | Density | Technology | Bus Width | Package Type | Temperature Range | Additional Ordering Options | Packing Type | Package Description |
| S34ML              | 08G     | 1          | 01        | TF           | A, B, I, V        | 00, 20                      | 0, 3         | TSOP                |
|                    |         |            |           | BH           |                   | 00                          |              | BGA (1)             |

#### Note:

1. BGA package marking omits the leading "S34" and the Packing Type designator from the ordering part number.



## 11. Appendix A — Errata

For Cypress NAND MCPs (Multi-Chip Package) like the 8 Gb (2 x 4 Gb), due to the internal bonding, READ ID automatically changes to the hard-wired values and currently there is no way to change it electrically. Therefore, the Cypress NAND 8 Gb with one CE# will not follow the same methodology of READ ID as SDPs (Single Die Package). The READ ID values for the 8-Gb Cypress NAND with one CE# will be as follows:

1st Byte: 01h

2nd Byte: D3h

3rd Byte: D1h

4th Byte: 95h

5th Byte: 58h

|   | 1st Byte | 2nd Byte | 3rd Byte | 4th Byte | 5th Byte |
|---|----------|----------|----------|----------|----------|
| 8 Gb with one CE#<br>(Currently with error) | 01h      | D3h      | D1h      | 95h      | 58h      |
| 8 Gb with one CE#<br>(Cypress methodology)  | 01h      | DCh      | 91h      | 95h      | 54h      |

Currently, Cypress does not plan to fix the problem. If there are any issues related to this, please contact Cypress NAND Product Marketing for further questions.

## 12. Document History

| Document Title: S34ML08G1, 8 Gb, 1-bit ECC, x8 I/O, 3 V, V <sub>CC</sub> , NAND Flash Memory for Embedded<br>Document Number: 002-00483 |         |                 |                 |   |
|---|---------|-----------------|-----------------|---|
| Rev.  | ECN No. | Orig. of Change | Submission Date | Description of Change   |
| **  | —       | XILA            | 08/23/2012      | Initial release   |
| *A  | —       | XILA            | 10/1/2012       | Addressing: Address Cycle Map table: corrected data<br>Read ID: Read ID for Supported Configurations table: added row – 8 Gb (4 Gb x 2 – DDP with two CE#)<br>Read Parameter Page: Parameter Page Description table<br>corrected Electrical Parameters Block values for bytes 129-130 and bytes 131-132<br>corrected Vendor Block values for bytes 254-255<br>Appendix A: Added text  |
| *B  | —       | XILA            | 11/29/2012      | Ordering Information :Added Model Number  |
| *C  | —       | XILA            | 12/19/2012      | Read Parameter Page: Parameter Page Description table<br>corrected Description for Bytes 129-130 and bytes 131-132<br>DC Characteristics: DC Characteristics and Operating Conditions table<br>corrected Test Conditions for ICC1<br>Output High Voltage: removed IOH = 100 $\mu$ A row<br>Output Low Voltage: removed IOL = 100 $\mu$ A row<br>Output Low Current (R/B#): removed VOL = 0.1V row<br>Ordering Information: Valid Combinations table: removed Bus Width 05   |
| *D  | —       | XILA            | 08/09/2013      | Distinctive Characteristics: Security - Removed Serial number (unique ID)<br>Operating Temperature - removed Commercial and Extended temperatures<br>Performance: Updated Reliability<br>Connection Diagram: Added figure - 48-Pin TSOP1 Contact x8 Device (1 CE 8 Gb)<br>Addressing: Address Cycle Map table - appended Note<br>Added text to Bus Cycle column<br>Extended Read Status: Extended Read Status table - removed Commands F4h and F5h<br>Read Parameter Page: Parameter Page Description table - corrected Byte 44-63, 100, and 254-255 Values<br>Valid Blocks: Valid Blocks table - clarified Device values<br>DC Characteristics: DC Characteristics and Operating Conditions table - added row, 'V <sub>CC</sub> Supply Voltage'<br>Physical Interface: Updated figures<br>TS2 48 — 48-lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline<br>VLD063 — 63-Pin BGA, 11 mm x 9 mm Package<br>Ordering Information: Updated Materials Set: H = Low Halogen to H = Lead (Pb)-free and Low Halogen<br>Valid Combinations table: removed 04G; Added Note |
| *E  | —       | XILA            | 04/01/2014      | Ordering Information: Updated Temperature Range to include A (-40°C to 85°C GT Grade), B (-40°C to 105°C GT Grade), and V (-40°C to 105°C)<br>Valid Combinations table - added A, B, V to Temperature Range   |
| *F  | —       | XILA            | 01/14/2015      | Global: Changed data sheet designation from <i>Advance Information</i> to <i>Full Production</i>  |

| Document Title: S34ML08G1, 8 Gb, 1-bit ECC, x8 I/O, 3 V, V <sub>CC</sub> , NAND Flash Memory for Embedded<br>Document Number: 002-00483 |         |                 |                 |  |
|---|---------|-----------------|-----------------|--|
| Rev.  | ECN No. | Orig. of Change | Submission Date | Description of Change  |
| *G  | 4953915 | XILA            | 10/14/2015      | Updated to Cypress template.   |
| *H  | 5022236 | XILA            | 11/20/2015      | Updated <a href="#">General Description</a> .  |
| *I  | 5160512 | XILA            | 04/25/2016      | Added Recommended Operating Conditions section.<br>Updated DC Characteristics section - updated "VCC supply Voltage (erase and program lockout)" to "Erase and Program Lockout voltage".<br>Updated "Read Parameter Page" section.<br>Updated "Ordering Information".<br>Updated copyright information at the end of the document. |
| *J  | 5770454 | AESATMP8        | 06/13/2017      | Updated logo and Copyright.  |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

|                               |  |
|-------------------------------|--|
| ARM® Cortex® Microcontrollers | <a href="http://cypress.com/arm">cypress.com/arm</a>               |
| Automotive                    | <a href="http://cypress.com/automotive">cypress.com/automotive</a> |
| Clocks & Buffers              | <a href="http://cypress.com/clocks">cypress.com/clocks</a>         |
| Interface                     | <a href="http://cypress.com/interface">cypress.com/interface</a>   |
| Internet of Things            | <a href="http://cypress.com/iot">cypress.com/iot</a>               |
| Memory                        | <a href="http://cypress.com/memory">cypress.com/memory</a>         |
| Microcontrollers              | <a href="http://cypress.com/mcu">cypress.com/mcu</a>               |
| PSoC                          | <a href="http://cypress.com/psoc">cypress.com/psoc</a>             |
| Power Management ICs          | <a href="http://cypress.com/pmic">cypress.com/pmic</a>             |
| Touch Sensing                 | <a href="http://cypress.com/touch">cypress.com/touch</a>           |
| USB Controllers               | <a href="http://cypress.com/usb">cypress.com/usb</a>               |
| Wireless Connectivity         | <a href="http://cypress.com/wireless">cypress.com/wireless</a>     |

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.