

SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

D2854, OCTOBER 1984—REVISED JUNE 1986

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- T/\bar{C} Determines True or Complementary Data at Q Outputs
- Package Options Include Plastic "Small Outline" Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit registers are designed specifically for storing the contents of the input data bus plus providing the capability of reading-back the stored data onto that bus. The Q outputs are designed with bus-driving capability.

The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) when enable (\bar{EN}) is low. Data can be read-back onto the data inputs by taking the read input (\bar{RD}) low, in addition to having \bar{EN} low. Whenever \bar{EN} is high, both the read-back and write modes are disabled. Transitions on \bar{EN} should only be made with CLK high in order to prevent false clocking.


The polarity of the Q outputs can be controlled by the polarity input T/\bar{C} . When T/\bar{C} is high, Q will be the same as is stored in the flip-flops. When T/\bar{C} is low, the output data will be inverted. The Q outputs can be placed in a high-impedance state by taking the output control (\bar{G}) high. The output control \bar{G} does not affect the internal operations of the register. Old data can be retained or new data can be entered while the outputs are off.

A low level at the clear input (\bar{CLR}) resets the internal registers low. The clear function is asynchronous and overrides all other register functions.


The -1 version of the SN74ALS996 is identical to the standard version except that the recommended maximum I_{OL} is increased to 48 milliamperes.

The SN74ALS996 is characterized for operation from 0°C to 70°C.

DW OR NT PACKAGE
(TOP VIEW)



FN PACKAGE
(TOP VIEW)



NC—No internal connection.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1984, Texas Instruments Incorporated

2-819


SN74ALS996 **8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES**

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)



Pin numbers shown are for DW and NT packages.

timing diagram

($\overline{T}/\overline{C} = H$)



[†]This hold time ensures the readback circuit will not create a conflict on the input data bus.

SN74ALS996

8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage (\bar{G} , \bar{RD} , \bar{EN} , CLK, CLR, and T/C)	7 V
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current	Q		-2.6	mA
				-0.4	
I_{OL}	Low-level output current	Q		24	mA
				48 [†]	
				8	
f_{clock}	Clock frequency	0		35	MHz
t_w	Pulse duration	CLR low		10	ns
		CLK low		14.5	
		CLK high		14.5	
t_{su}	Setup time	Data before CLK [†]		15	ns
		\bar{EN} low before CLK [†]		10	
		CLK high before \bar{EN} [‡]		15	
		CLR high (inactive) before CLK [†]		10	
t_h	Hold time	Data after CLK [†]		0	ns
		\bar{EN} low after CLK [†]		5	
		\bar{RD} high after CLK [§]		5	
T_A	Operating free-air temperature	0		70	°C

[†]The 48-mA limit applies only to the -1 versions and only if V_{CC} is maintained between 4.75 V and 5.25 V.

[‡]This setup time guarantees that \bar{EN} will not false clock the data register.

[§]This hold time ensures there will be no conflict on the input data bus.

SN74ALS996

8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{IK}		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V
V _{OH}	All outputs	V _{CC} = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	V _{CC} - 2			V
	Q	V _{CC} = 4.5 V,	I _{OH} = -2.6 mA	2.4	3.2		
V _{OL}	D	V _{CC} = 4.5 V,	I _{OL} = 4 mA		0.25	0.4	V
		V _{CC} = 4.5 V,	I _{OL} = 8 mA		0.35	0.5	
	Q	V _{CC} = 4.5 V,	I _{OL} = 12 mA		0.25	0.4	
		V _{CC} = 4.5 V,	I _{OL} = 24 mA		0.35	0.5	
		V _{CC} = 4.75 V,	I _{OL} = 48 mA (-1 versions)		0.35	0.5	
I _{OZH}	Q	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
I _{OZL}		V _{CC} = 5.5 V,	V _I = 0.4 V			-20	
I _I	D inputs	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	mA
	All others	V _{CC} = 5.5 V,	V _I = 7 V			0.1	
I _{IH}	D inputs†	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
	All others					20	
I _{IL}	D inputs†	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1	mA
	All others					-0.1	
I _O ‡		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
I _{CC}		V _{CC} = 5.5 V, EN, RD low	Q outputs high		35	55	mA
			Q outputs low		55	85	
			Q outputs disabled		42	65	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, I_O.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
f _{max}				40		35		MHz
t _{PLH}	CLK (T/ \overline{C} = H or L)	Q		16	24	5	28	ns
t _{PHL}				16	24	5	28	
t _{PLH}	$\overline{\text{CLR}}$ (T/ \overline{C} = L)	Q		15	23	7	27	ns
t _{PHL}				13	19	7	23	
t _{PLH}	T/ \overline{C}	Q		13	20	5	23	ns
t _{PHL}				13	20	5	23	
t _{PHL}	$\overline{\text{CLR}}$	D		19	25	8	30	ns
t _{en}	RD	D		9	15	3	16	ns
t _{dis}				10	16	3	19	
t _{en}	EN	D		9	14	3	16	ns
t _{dis}				10	16	3	19	
t _{en}	\overline{G}	Q		8	13	4	15	ns
t _{dis}				4	8	1	10	

t_{en} = t_{PLH} or t_{PZL}

t_{dis} = t_{PHZ} or t_{PLZ}

TEXAS
INSTRUMENTS


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-823


PARAMETER MEASUREMENT INFORMATION

2


ALS and AS Circuits




LOAD CIRCUIT FOR Q OUTPUTS




LOAD CIRCUIT FOR D OUTPUTS




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PULSE WIDTHS**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses have the following characteristics: $PRR \leq 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

FIGURE 1