SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

D2854, OCTOBER 1984-REVISED JUNE 1986

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- T/C Determines True or Complementary Data at Q Outputs
- Package Options Include Plastic "Small Outline"
 Packages, Both Plastic and Ceramic Chip
 Carriers, and Standard Plastic and Ceramic
 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit registers are designed specifically for storing the contents of the input data bus plus providing the capability of reading-back the stored data onto that bus. The Q outputs are designed with bus-driving capability.


The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) when enable (\overline{EN}) is low. Data can be read-back onto the data inputs by taking the read input (\overline{RD}) low, in addition to having \overline{EN} low. Whenever \overline{EN} is high, both the read-back and write modes are disabled. Transitions on \overline{EN} should only be made with CLK high in order to prevent false clocking.

The polarity of the Q outputs can be controlled by the polarity input T/\overline{C} . When T/\overline{C} is high, Q will be the same as is stored in the flip-flops. When T/\overline{C} is low, the output data will be inverted. The Q outputs can be placed in a high-impedance state by taking the output control \overline{G} high. The output control \overline{G} does not affect the internal operations of the register. Old data can be retained or new data can be entered while the outputs are off.

DW OR NT PACKAGE (TOP VIEW)

1	U 24	Ц	Vcc
2	23		1 Q
3	. 22		2Q
4	21		3Q
5	20		40
6	19		5Q
7	18	D	6Q
8	17		7Q
9	16	ם	90
10	15	b	G
11	14	Ы	T/C
12	13	Б	CLR
	3 4 5 6 7 8 9	2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14	2 23 3 3 22 3 4 21 3 5 20 5 6 19 7 18 7 8 17 7 9 16 10 15 11 14 1

FN PACKAGE (TOP VIEW)



NC-No internal connection

A low level at the clear input $(\overline{\text{CLR}})$ resets the internal registers low. The clear function is asynchronous and overrides all other register functions.

The -1 version of the SN74ALS996 is identical to the standard version except that the recommended maximum IQI is increased to 48 milliamperes.

The SN74ALS996 is characterized for operation from 0 °C to 70 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1984. Texas Instruments Incorporated

2-819


POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

logic symbol†




 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for DW and NT packages.



[†]This hold time ensures the readback circuit will not create a conflict on the input data bus.



recommended operating conditions

2

ALS and AS Circuits

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIН	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
ЮН	High-level output current	Q			-2.6	
		D			-0.4	mA
lor	Low-level output current	Q .			24	mA
					48 [†]	
		D			8	
fclock	Clock frequency		0		35	MHz
tw	Pulse duration	CLR low	10			
		CLK low	14.5			ns
		CLK high	14.5			İ
	Setup time	Data before CLK↑	15			
		EN low before CLK1	10			İ
t _{su}		CLK high before EN↑‡	15			ns
		CLR high (inactive) before CLK1	10			
th	Hold time	Data after CLK1	0			
		EN low after CLK↑	5			пѕ
		RD high after CLK1§	5			
ТА	Operating free-air temperature		0		70	°C

[†]The 48-mA limit applies only to the -1 versions and only if V_{CC} is maintained between 4.75 V and 5.25 V.

[‡]This setup time guarantees that $\overline{\text{EN}}$ will not false clock the data register.

[§]This hold time ensures there will be no conflict on the input data bus.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER VIK		TES	ST CONDITIONS	MIN TYP [†]			UNIT	
		V _{CC} = 4.5 V,	$V_{CC} = 4.5 \text{ V}, \qquad I_{I} = -18 \text{ mA}$			-1.2	V	
1/	All outputs	V _{CC} = 4.5 V to 5	.5 V, $I_{OH} = -0.4 \text{ mA}$	V _{CC} - 2] _v	
VOH	Q	V _{CC} = 4.5 V,	$I_{OH} = -2.6 \text{ mA}$	2.4	3.2			
	D	$V_{CC} = 4.5 V,$	IOL = 4 mA		0.25	0.4		
		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 8 mA		0.35	0.5		
VOL		V _{CC} = 4.5 V,	^I OL = 12 mA		0.25	0.4	_ v	
	Q	V _{CC} = 4.5 V,	I _{OL} = 24 mA		0.35	0.5] !	
		$V_{CC} = 4.75 \text{ V},$	I _{OL} = 48 mA (-1 versions)		0.35	0.5		
lozh		V _{CC} = 5.5 V,	V _I = 2.7 V	1		20	μА	
lozi	⊣ •	$V_{CC} = 5.5 \text{ V},$	V _I = 0.4 V			- 20] "^	
	D inputs	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	mA	
14	All others	$V_{CC} = 5.5 V$,	V ₁ = 7 V			0.1	1	
	D inputs [‡]	.,				20		
ΙΗ	All others	$V_{CC} = 5.5 V,$	$V_{I} = 2.7 V$			20	μΑ	
	D inputs [‡]		V _I = 0.4 V			- 0.1		
l IIL	All others	$V_{CC} = 5.5 V$				-0.1	mA	
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	- 30		- 112	mA	
		V 55V	Q outputs high		35	55		
Icc			Q outputs low		55	85	mA	
		EN, RD low	Q outputs disabled		42	65		

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \,^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, T _A = 25 °C			$V_{CC} = 4$ $C_{L} = 50$ $T_{\Delta} = 0^{\circ}$	UNIT		
	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(00.1.01)	MIN	TYP	MAX	MIN	MAX		
fmax				40		35		MHz	
^t PLH	CLK			16	24	5	28	ns	
tPHL	$(T/\overline{C} = H \text{ or } L)$	Q		16	24	5	28	,,,,	
t _{PLH}	\overline{CLR} (T/ $\overline{C} = L$)	Q		15	23	7	27	пs	
†PHL	CLR (T/C = H)	Q		13	19	7	23		
^t PLH	T/C			13	20	5	23	ns	
tPHL	7 1/6	T/C Q		13	20	5	23	113	
^t PHL	ČLR	D		19	25	8	30	ns	
ten	RD	D		9	15	3	16	ns	
^t dis	— KD	U		10	16	3	19	1 "	
^t en	ĒN	D		9	14	3	16	ns	
tdis	H EN	U	U		16	3	19	1 115	
t _{en}	G	Q		8	13	4	15	ns	
t _{dis}	7 ']	Q		4	8	1	10] '''	

ten = tpzH or tpzL




 $^{^{\}ddagger}$ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce current that closely approximates one half of the true short-circuit output current, los-

 $t_{dis} = t_{PHZ} \text{ or } t_{PLZ}$

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

FIGURE 1



2-824

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265