

100354

Low Power 8-Bit Register with Cut-Off Drivers

General Description

The 100354 contains eight D-Type edge triggered, master/slave flip-flops with individual inputs (D_n), true outputs (Q_n), a clock input (CP), an output enable pin ($\overline{OEN}$), and a common clock enable pin (CEN). Data enters the master when CP is LOW and transfers to the slave when CP goes HIGH. When the CEN input goes HIGH it overrides all other inputs, disables the clock, and the Q outputs maintain the last state.

A Q output follows its D input when the $\overline{OEN}$ pin is LOW. A HIGH on $\overline{OEN}$ holds the outputs in a cut-off state. The cut-off state is designed to be more negative than a normal ECL LOW level. This allows the output emitter-followers to turn off when the termination supply is $-2.0V$, presenting a high impedance to the data bus. This high impedance reduces


termination power and prevents loss of low state noise margin when several loads share the bus.

The 100354 outputs are designed to drive a doubly terminated 50Ω transmission line (25Ω load impedance). All inputs have $50\text{ k}\Omega$ pull-down resistors.

Features

- Cut-off drivers
- Drives 25Ω load
- Low power operation
- 2000V ESD protection
- Voltage compensated operating range = $-4.2V$ to $-5.7V$
- Available to industrial grade temperature range

Logic Symbol




TL/F/10610-1

Pin Names	Description
D_0 – D_7	Data Inputs
CEN	Clock Enable Input
CP	Clock Input
$\overline{OEN}$	(Active Rising Edge) Output Enable Input
Q_0 – Q_7	Data Outputs


Connection Diagrams

24-Pin DIP




TL/F/10610-2

24-Pin Quad Cerpak



TL/F/10610-3

28-Pin PCC



TL/F/10610-4

Absolute Maximum Ratings

Above which the useful life may be impaired. (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature (T_{STG}) -65°C to $+150^{\circ}\text{C}$

Maximum Junction Temperature (T_J)
Ceramic $+175^{\circ}\text{C}$
Plastic $+150^{\circ}\text{C}$

V_{EE} Pin Potential to Ground Pin -7.0V to $+0.5\text{V}$

Input Voltage (DC) V_{EE} to $+0.5\text{V}$

Output Current (DC Output HIGH) -100 mA

ESD (Note 2) $\geq 2000\text{V}$

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Recommended Operating Conditions

Case Temperature (T_C)

Commercial

0°C to $+85^{\circ}\text{C}$

Industrial

-40°C to $+85^{\circ}\text{C}$

Military

-55°C to $+125^{\circ}\text{C}$

Supply Voltage (V_{EE})

-5.7V to -4.2V

Commercial Version

DC Electrical Characteristics

$V_{EE} = -4.2\text{V}$ to -5.7V , $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (Note 3)

Symbol	Parameter	Min	Typ	Max	Units	Conditions	
V_{OH}	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH}(\text{Max})$ or $V_{IL}(\text{Min})$	Loading with 25Ω to -2.0V
V_{OL}	Output LOW Voltage	-1830	-1705	-1620			
V_{OHC}	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}(\text{Min})$ or $V_{IL}(\text{Max})$	Loading with 25Ω to -2.0V
V_{OLC}	Output LOW Voltage			-1610			
V_{OLZ}	Cutoff LOW Voltage			-1950	mV	$V_{IN} = V_{IH}(\text{Min})$ or $V_{IL}(\text{Max})$	$\overline{\text{OEN}} = \text{HIGH}$
V_{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs	
V_{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs	
I_{IL}	Input LOW Current	0.50			μA	$V_{IN} = V_{IL}(\text{Min})$	
I_{IH}	Input HIGH Current			240	μA	$V_{IN} = V_{IH}(\text{Max})$	
I_{EE}	Power Supply Current	-202 -209		-105 -105	mA	Inputs Open $V_{EE} = -4.2\text{V}$ to -4.8V $V_{EE} = -4.2\text{V}$ to -5.7V	

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

Commercial Version (Continued)

DIP AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
f_{Max}	Toggle Frequency	250		250		250		MHz	Figures 1 and 4
t_{PLH} t_{PHL}	Propagation Delay CP to Output	1.40	3.00	1.40	3.00	1.50	3.10	ns	Figures 1 and 4 (Note 1)
t_{PZH} t_{PHZ}	Propagation Delay $\overline{OEN}$ to Output	1.60 1.00	4.20 2.70	1.60 1.00	4.20 2.70	1.60 1.00	4.20 2.70	ns	Figures 3 and 7 (Note 1)
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	2.00	0.45	2.00	0.45	2.00	ns	Figures 1 and 4
t_S	Setup Time D_n	1.10		1.10		1.10		ns	Figures 2 and 5
	$\overline{CEN}$ (Disable Time)	0.40		0.40		0.40			
	$\overline{CEN}$ (Release Time)	1.10		1.10		1.10			
t_H	Hold Time D_n	0.10		0.10		0.10		ns	Figures 1 and 6
$t_{pw(H)}$	Pulse Width High							ns	Figures 1 and 4
	CP	2.00		2.00		2.00			

Note 1: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

PCC and Cerpak AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
f_{Max}	Toggle Frequency	250		250		250		MHz	Figures 1 and 4
t_{PLH} t_{PHL}	Propagation Delay CP to Output	1.40	2.80	1.40	2.80	1.50	2.90	ns	Figures 1 and 4 (Note 2)
t_{PZH} t_{PHZ}	Propagation Delay $\overline{OEN}$ to Output	1.60 1.00	4.00 2.50	1.60 1.00	4.00 2.50	1.60 1.00	4.00 2.50	ns	Figures 3 and 7 (Note 2)
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.90	0.45	1.90	0.45	1.90	ns	Figures 1 and 4
t_S	Setup Time D_n	1.00		1.00		1.00		ns	Figures 2 and 5
	$\overline{CEN}$ (Disable Time)	0.30		0.30		0.30			
	$\overline{CEN}$ (Release Time)	1.00		1.00		1.00			
t_H	Hold Time D_n	0.00		0.00		0.00		ns	Figures 1 and 6
$t_{pw(H)}$	Pulse Width High CP	2.00		2.00		2.00		ns	Figures 1 and 4
t_{OSHL}	Maximum Skew Common Edge Output-to-Output Variation Clock to Output Path		280		280		280	ps	PCC Only (Note 1)
t_{OSLH}	Maximum Skew Common Edge Output-to-Output Variation Clock to Output Path		340		340		340	ps	PCC Only (Note 1)
t_{OST}	Maximum Skew Opposite Edge Output-to-Output Variation Clock to Output Path		340		340		340	ps	PCC Only (Note 1)
t_{PS}	Maximum Skew Pin (Signal) Transition Variation Clock to Output Path		250		250		250	ps	PCC Only (Note 1)

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t_{OSHL}), or LOW to HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design.

Note 2: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Industrial Version

PCC DC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = -40^\circ C$ to $+85^\circ C$ (Note 1)

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = 0^\circ$ to $+85^\circ C$		Units	Conditions	
		Min	Max	Min	Max			
V_{OH}	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH} (Max)$ or $V_{IL} (Min)$	Loading with 50Ω to $-2.0V$
V_{OL}	Output LOW Voltage	-1830	-1575	-1830	-1620			
V_{OHC}	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH} (Min)$ or $V_{IL} (Max)$	Loading with 50Ω to $-2.0V$
V_{OLC}	Output LOW Voltage		-1565		-1610			
V_{OLZ}	Cutoff LOW Voltage		-1900		-1950	mV	$V_{IN} = V_{IH} (Min)$ or $V_{IL} (Max)$	$\overline{OEN} = HIGH$
V_{IH}	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal for All Inputs	
V_{IL}	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for All Inputs	
I_{IL}	Input LOW Current	0.50		0.50		μA	$V_{IN} = V_{IL} (Min)$	
I_{IH}	Input HIGH Current		240		240	μA	$V_{IN} = V_{IH} (Max)$	
I_{EE}	Power Supply Current	-202 -209	-105 -105	-202 -209	-105 -105	mA	Inputs Open	
							$V_{EE} = -4.2V$ to $-4.8V$ $V_{EE} = -4.2V$ to $-5.7V$	

Note 1: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

PCC AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
f_{Max}	Toggle Frequency	250		250		250		MHz	Figures 1 and 4
t_{PLH} t_{PHL}	Propagation Delay CP to Output	1.40	2.80	1.40	2.80	1.50	2.90	ns	Figures 1 and 4 (Note 2)
t_{PZH} t_{PHZ}	Propagation Delay $\overline{OEN}$ to Output	1.50 1.00	4.10 2.50	1.60 1.00	4.00 2.50	1.60 1.00	4.00 2.50	ns	Figures 3 and 7 (Note 2)
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.90	0.45	1.90	0.45	1.90	ns	Figures 1 and 4
t_S	Setup Time D_n $\overline{CEN}$ (Disable Time) $\overline{CEN}$ (Release Time)	1.00 0.30 1.00		1.00 0.30 1.00		1.00 0.30 1.00		ns	Figures 2 and 5
t_H	Hold Time D_n	0.00		0.00		0.00		ns	Figures 1 and 6
$t_{pw(H)}$	Pulse Width High CP	2.00		2.00		2.00		ns	Figures 1 and 4

Note 2: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Military Version—Preliminary

DC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$, $T_C = -55^{\circ}C$ to $+125^{\circ}C$

Symbol	Parameter	Min	Max	Units	T _C	Conditions		Notes
V _{OH}	Output HIGH Voltage	−1025	−870	mV	0°C to +125°C	V _{IN} = V _{IH} (Max) or V _{IL} (Min)	Loading with 25Ω to −2.0V	1, 2, 3
		−1085	−870	mV	−55°C			
V _{OL}	Output LOW Voltage	−1830	−1620	mV	0°C to +125°C	V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Loading with 25Ω to −2.0V	1, 2, 3
		−1830	−1555	mV	−55°C			
V _{OHC}	Output HIGH Voltage	−1035		mV	0°C to +125°C	V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Loading with 25Ω to −2.0V	1, 2, 3
		−1085		mV	−55°C			
V _{OLC}	Output LOW Voltage		−1610	mV	0°C to +125°C	V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Loading with 25Ω to −2.0V	1, 2, 3
			−1555	mV	−55°C			
V _{OLZ}	Cutoff LOW Voltage		−1950	mV	0°C to +125°C	V _{IN} = V _{IH} (Min) or V _{IL} (Max)	OEN = HIGH	1, 2, 3
			−1850		−55°C			
V _{IH}	Input HIGH Voltage	−1165	−870	mV	−55°C to +125°C	Guaranteed HIGH Signal for All Inputs		1, 2, 3, 4
V _{IL}	Input LOW Voltage	−1830	−1475	mV	−55°C to +125°C	Guaranteed LOW Signal for All Inputs		1, 2, 3, 4
I _{IL}	Input LOW Current	0.50		μA	−55°C to +125°	V _{EE} = −4.2V V _{IN} = V _{IL} (Min)		1, 2, 3
I _{IH}	Input HIGH Current		240	μA	0°C to +125°C	V _{EE} = −5.7V	V _{IN} = V _{IH} (Max)	1, 2, 3
			340	μA	−55°C			
I _{EE}	Power Supply Current	−215 −225	−85 −85	mA	−55°C to +125°C	Inputs Open V _{EE} = −4.2V to −4.8V V _{EE} = −4.2V to −5.7V		1, 2, 3

Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^{\circ}C$), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 2: Screen tested 100% on each device at $-55^{\circ}C$, $+25^{\circ}C$, and $+125^{\circ}C$, Subgroups 1, 2, 3, 7, and 8.

Note 3: Sample tested (Method 5005, Table I) on each manufactured lot at $-55^{\circ}C$, $+25^{\circ}C$, and $+125^{\circ}C$, Subgroups A1, 2, 3, 7, and 8.

Note 4: Guaranteed by applying specified input condition and testing V_{OH}/V_{OL} .

Military Version—Preliminary (Continued)

AC Electrical Characteristics

$V_{EE} = -4.2V$ to $-5.7V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -55^\circ C$		$T_C = +25^\circ C$		$T_C = +125^\circ C$		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
f_{Max}	Toggle Frequency	200		250		200		MHz	Figures 1 and 4	4
t_{PLH} t_{PHL}	Propagation Delay CP to Output	0.9	3.70	1.0	3.20	1.20	3.90	ns	Figures 1 and 4	1, 2, 3, 5
t_{PZH} t_{PHZ}	Propagation Delay $\overline{OEN}$ to Output	1.20	5.0	1.60	4.20	1.40	4.30	ns	Figures 3 and 7	1, 2, 3, 5
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.40	2.50	0.40	2.40	0.40	2.70	ns	Figures 1 and 4	4
t_S	Setup Time D_n $\overline{CEN}$ (Disable Time) $\overline{CEN}$ (Release Time)	1.30 0.60 1.30		1.30 0.60 1.30		1.30 0.60 1.30		ns	Figures 2 and 5	4
t_H	Hold Time D_n	0.30		0.30		0.30		ns	Figures 1 and 6	4
$t_{pw(H)}$	Pulse Width HIGH CP	2.4		2.4		2.4		ns	Figures 1 and 4	4

Note 1: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals $-55^\circ C$), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.


Note 2: Screen tested 100% on each device at $+25^\circ C$, temperature only, Subgroup A9.

Note 3: Sample tested (Method 5005, Table I) on each manufactured lot at $+25^\circ C$, Subgroup A9, and at $+125^\circ C$ and $-55^\circ C$ temperatures, Subgroups A10 and A11.

Note 4: Not tested at $+25^\circ C$, $+125^\circ C$, and $-55^\circ C$ temperature (design characterization data).

Note 5: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Test Circuitry




TL/F/10610-5

FIGURE 1. Toggle Frequency Test Circuit

Notes:

$V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$
 $L1$ and $L2$ = equal length 50Ω impedance lines
 $R_T = 50\Omega$ terminator internal to scope
 Decoupling $0.1\mu F$ from GND to V_{CC} and V_{EE}
 All unused outputs are loaded with 25Ω to GND
 C_L = Fixture and stray capacitance $\leq 3\text{ pF}$




TL/F/10610-6

FIGURE 2. AC Test Circuit

Notes:

$V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$
 $L1$ and $L2$ = equal length 50Ω impedance lines
 $R_T = 50\Omega$ terminator internal to scope
 Decoupling $0.1\mu F$ from GND to V_{CC} and V_{EE}
 All unused outputs are loaded with 25Ω to GND
 C_L = Fixture and stray capacitance $\leq 3\text{ pF}$




TL/F/10610-7

FIGURE 3. AC Test Circuit

Notes:


$V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$
 $L1$ and $L2$ = equal length 50Ω impedance lines
 $R_T = 50\Omega$ terminator internal to scope
 Decoupling $0.1\mu F$ from GND to V_{CC} and V_{EE}
 All unused outputs are loaded with 25Ω to GND
 C_L = Fixture and stray capacitance $\leq 3\text{ pF}$

Switching Waveforms




TL/F/10610-8

FIGURE 4. Propagation Delay (Clock) and Transition Times



TL/F/10610-9

FIGURE 5. Setup and Pulse Width Times




TL/F/10610-10

FIGURE 6. Data Setup and Hold Time

Notes:

t_s is the minimum time before the transition of the clock that information must be present at the data input.

t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.




TL/F/10610-11

Note: The output AC measurement point for cut-off propagation delay testing = the 50% voltage point between active V_{OL} and V_{OH} .


FIGURE 7. Cutoff Times

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:




Physical Dimensions inches (millimeters)



24-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J24E


J24E (REV J)

Physical Dimensions inches (millimeters) (Continued)



24-Lead Plastic Dual-in-Line Package (P)
NS Package Number N24E

N24E (REV A)




28-Lead Plastic Chip Carrier (Q)
NS Package Number V28A

V28A (REV K)

Physical Dimensions inches (millimeters) (Continued)

Lit. # 114922



W24B (REV D)

**28-Lead Quad Cerpak (F)
NS Package Number W24B**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: onjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.