

CD4098B Types
CMOS Dual Monostable
Multivibrator

High-Voltage Types (20-Volt Rating)

The RCA-CD4098B dual monostable multivibrator provides stable retriggerable/resettable one-shot operation for any fixed-voltage timing application.

An external resistor (RX) and an external capacitor (CX) control the timing for the circuit. Adjustment of RX and CX provides a wide range of output pulse widths from the Q and Q terminals. The time delay from trigger input to output transition (trigger propagation delay) and the time delay from reset input to output transition (reset propagation delay) are independent of RX and CX.

Leading-edge-triggering (+TR) and trailing-edge-triggering (-TR) inputs are provided for triggering from either edge of an input pulse. An unused +TR input should be tied to VSS. An unused -TR input should be tied to VDD. A RESET (on low level) is provided for immediate termination of the output pulse or to prevent output pulses when power is turned on. An unused RESET input should be tied to VDD. However, if an entire section of the CD4098B is not used, its RESET should be tied to VSS. See Table I.

In normal operation the circuit triggers (extends the output pulse one period) on the application of each new trigger pulse. For operation in the non-retriggerable mode, Q is connected to -TR when leading-edge triggering (+TR) is used or Q is connected to +TR when trailing-edge triggering (-TR) is used.

The time period (T) for this multivibrator can be approximated by: TX=1/2RXCX for CX >= 0.01 uF. Time periods as a function of RX for values of CX and VDD are given in Fig. 8. Values of T vary from unit to unit and as a function of voltage, temperature, and RXCX.

The minimum value of external resistance, RX, is 5 kOhm. The maximum value of external capacitance, CX, is 100 uF. Fig. 9 shows time periods as a function of CX for values of RX and VDD.

The output pulse width has variations of +/-2.5% typically, over the temperature range of -55°C to 125°C for CX=1000 pF and RX=100 kOhm.



For power supply variations of +/-5%, the output pulse width has variations of +/-0.5% typically, for VDD=10 V and 15 V and +/-1% typically, for VDD=5 V at CX=1000 pF and RX=5 kOhm.

These types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

The CD4098B is similar to type MC14528.

- Retriggerable/resettable capability
- Trigger and reset propagation delays independent of RX, CX
- Triggering from leading or trailing edge
- Q and Q buffered outputs available
- Separate resets
- Wide range of output-pulse widths
- 100% tested for maximum quiescent current at 20 V
- Maximum input current of 1 uA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range): 1 V at VDD= 5 V, 2 V at VDD=10 V, 2.5 V at VDD=15 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices."

- Applications:
- Pulse delay and timing
- Pulse shaping
- Astable multivibrator



MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	0.5 to +20 V
(Voltages referenced to VSS Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to VDD +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	+10 mA
POWER DISSIPATION PER PACKAGE (PD)	500 mW
For TA = -40 to +60°C (PACKAGE TYPE E)	
For TA = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For TA = -55 to +100°C (PACKAGE TYPES D, F, K)	500 mW
For TA = +100 to +125°C (PACKAGE TYPES D, F, K)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (TA)	
PACKAGE TYPES D, F, K, H	55 to +125°C
PACKAGE TYPE E	40 to +85°C
STORAGE TEMPERATURE RANGE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING)	+265°C
At distance 1/16 + 1/32 inch (1.59 + 0.79 mm) from case for 10 s max.	

RECOMMENDED OPERATING CONDITIONS
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD V	LIMITS		UNITS
		MIN.	MAX.	
Supply Voltage Range (For TA = Full Package-Temperature Range)	—	3	18	V
Trigger Pulse Width tW(TR)	5 10 15	140 60 40	— — —	ns
Reset Pulse Width tW(R) (This is a function of CX)	—	See Dynamic Char. Chart and Fig. 10		—
Trigger Rise or Fall Time tr(TR), tf(TR)	5 - 15	—	100	µs

TABLE I

CD4098B FUNCTIONAL TERMINAL CONNECTIONS

FUNCTION	V _{DD} TO TERM. NO.		V _{SS} TO TERM. NO.		INPUT PULSE TO TERM. NO.		OTHER CONNECTIONS	
	MONO ₁	MONO ₂	MONO ₁	MONO ₂	MONO ₁	MONO ₂	MONO ₁	MONO ₂
Leading-Edge Trigger/Retriggerable	3, 5	11, 13			4	12		
Leading-Edge Trigger/Non-retriggerable	3	13			4	12	5-7	11-9
Trailing-Edge Trigger/Retriggerable	3	13	4	12	5	11		
Trailing-Edge Trigger/Non-retriggerable	3	13			5	11	4-6	12-10
Unused Section	5	11	3, 4	12, 13				

NOTES:

1. A RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS AN OUTPUT PULSE WIDTH WHICH IS EXTENDED ONE FULL TIME PERIOD (T_X) AFTER APPLICATION OF THE LAST TRIGGER PULSE.

The minimum time between retriggering edges (or trigger and retrigger edges) is 40 per cent of (T_X).
2. A NON-RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS A TIME PERIOD T_X REFERENCED FROM THE APPLICATION OF THE FIRST TRIGGER PULSE.

INPUT PULSE TRAIN

RETRIGGERABLE MODE PULSE WIDTH (+TR MODE)

NON-RETRIGGERABLE MODE PULSE WIDTH (+TR MODE)





Fig. 4 – CD4098B logic diagram.




Fig. 1 – Typical output low (sink) current characteristics.




Fig. 2 – Minimum output low (sink) current characteristics.




Fig. 3 – Typical output high (source) current characteristics.




Fig. 5 – Minimum output high (source) current characteristics.

CD4098B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
	V _O (V)	V _{IN} (V)	V _{DD} (V)	Values at -55, +25, +125 Apply to D, F, K, H, pkgs. Values at -40, +25, +85 Apply to E Pkgs.							
				-55	-40	+85	+125	+25			
								Min.	Typ.	Max.	
Quiescent Device Current I _{DD} Max.	—	0.5	5	1	1	30	30	—	0.02	1	μA
	—	0.10	10	2	2	60	60	—	0.02	2	
	—	0.15	15	4	4	120	120	—	0.02	4	
	—	0.20	20	20	20	600	600	—	0.04	20	
Output Low (Sink) Current, I _{OL} Min.	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	—	mA
	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6	—	
	1.5	0.15	15	4.2	4	2.8	2.4	3.4	6.8	—	
Output High (Source) Current, I _{OH} Min.	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	—	mA
	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	—	
	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—	
	13.5	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	—	
Output Voltage: Low-Level, V _{OL} Max.	—	0.5	5	0.05				—	0	0.05	V
	—	0.10	10	0.05				—	0	0.05	
	—	0.15	15	0.05				—	0	0.05	
Output Voltage: High-Level, V _{OH} Min.	—	0.5	5	4.95				4.95	5	—	V
	—	0.10	10	9.95				9.95	10	—	
	—	0.15	15	14.95				14.95	15	—	
Input Low Voltage, V _{IL} Max.	0.5, 4.5	—	5	1.5				—	—	1.5	V
	1.9	—	10	3				—	—	3	
	1.5, 13.5	—	15	4				—	—	4	
Input High Voltage, V _{IH} Min.	0.5, 4.5	—	5	3.5				3.5	—	—	V
	1.9	—	10	7				7	—	—	
	1.5, 13.5	—	15	11				11	—	—	
Input Current, I _{IN} Max.	—	0.18	18	±0.1	±0.1	±1	±1	—	±10 ⁻⁵	±0.1	μA
Output Leakage I _{OUT} Max.	0.18	0.18	18	±0.4	±0.4	±12	±12	—	±10 ⁻⁴	±0.4	μA




Fig. 6 - Typical propagation delay time vs. load capacitance, trigger into Q out. (All values of C_X and R_X.)




Fig. 7 - Transition time vs. load capacitance for R_X = 5 kΩ-10000 kΩ and C_X = 15 pF-10000 pF.




Fig. 8 - Typical external resistance vs. pulse width.




Fig. 9 - Typical external capacitance vs. pulse width.




Fig. 10 - Typical minimum reset pulse width vs. external capacitance.

CD4098B Types

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^\circ\text{C}$; Input $t_r, t_f = 20\text{ ns}$, $C_L = 50\text{ pF}$, $R_L = 200\text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS			LIMITS		UNITS
	R_X (k Ω)	C_X (pF)	V_{DD} (V)	Typ.	Max.	
Trigger Propagation Delay Time +TR, -TR to Q, $\bar{Q}$ t_{PHL} , t_{PLH}	5 to 10,000	≥ 15	5 10 15	250 125 100	500 250 200	ns
Minimum Trigger Pulse Width, t_{WH} , t_{WL}	5 to 10,000	≥ 15	5 10 15	70 30 20	140 60 40	ns
Transition Time, t_{TLH}	5 to 10,000	≥ 15	5 10 15	100 50 40	200 100 80	ns
t_{THL}	5 to 10,000	15 to 10,000	5 10 15	100 50 40	200 100 80	
	5 to 10,000	0.01 μF to 0.1 μF	5 10 15	150 75 65	300 150 130	
	5 to 10,000	0.1 μF to 1 μF	5 10 15	250 150 80	500 300 160	
Reset Propagation Delay Time, T_{PHL} , T_{PLH}	5 to 10,000	≥ 15	5 10 15	225 125 75	450 250 150	ns
Minimum Reset Pulse Width, t_{WR}	100	15	5 10 15	100 40 30	200 80 60	ns
			5 10 15	600 300 250	1200 600 500	
		0.1 μF	5 10 15	25 15 10	50 30 20	μs
Trigger Rise or Fall Time t_r (TR), t_f (TR)	—	—	5 to 15	—	100	μs
Pulse Width Match Between Circuits in Same Package	10	10,000	5 10 15	5 7.5 7.5	10 15 15	%
Input Capacitance, C_{IN}	Any Input			5	7.5	pF

TEST CIRCUITS




Fig. 12 — Quiescent-device-current test circuits.




Fig. 13 — Input-voltage test circuit.




Fig. 14 — Input leakage current test circuit.





Fig. 11 — Average power dissipation vs. one-shot pulse width.

To calculate average power dissipation (P) for less than 100% duty cycle:
 P_{100} = average power for 100% duty cycle
 $P = \left(\frac{t_m}{T_T} \right) P_{100}$ where t_m = one-shot pulse width
 T_T = trigger pulse period
e.g. For $t_m = 800\text{ }\mu\text{s}$, $T_T = 1000\text{ }\mu\text{s}$, $C_X = 0.01\text{ pF}$, $V_{DD} = 5\text{ V}$,
 $P = \left(\frac{800}{1000} \right) 1000\text{ }\mu\text{W} = 800\text{ }\mu\text{W}$ (see dotted line on graph)



92CM-28739

CD4098B Types

APPLICATIONS




Fig. 15 – Pulse delay.





Fig. 16 – Astable multivibrator with restart after reset capability.



Dimensions and Pad Layout for CD4098BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.