



Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

General Description

The MAX4699/MAX4701/MAX4702 are low-voltage, single-supply CMOS analog switches. The MAX4699/MAX4701 are dual double-pole/double-throw (DPDT) switches with two control inputs that control two single-pole/double-throw (SPDT) switches each. The MAX4702 is a quad SPDT switch with one control input and one low-voltage digital logic power supply.

These devices operate from a single +1.8V to +5.5V power supply. When powered from a +2.7V supply the MAX4699/MAX4701/MAX4702 offer a 75Ω on-resistance (R_{ON}), with 12Ω max R_{ON} flatness and 4Ω max matching between channels. Each switch has Rail-to-Rail® signal handling, fast switching speeds of $t_{ON} = 35\text{ns}$, $t_{OFF} = 20\text{ns}$, and a maximum 1nA of leakage current.


The MAX4699/MAX4701 digital inputs are 1.8V-logic compatible when operated from a +3V supply. The MAX4702's digital inputs feature a 1.0V threshold when powered with a 1.5V logic supply.

The MAX4699 is available in a space-saving 16-lead 4mm x 4mm QFN package. The MAX4701/MAX4702 are available in space-saving 16-lead 3mm x 3mm QFN and 16-pin TSSOP packages.

Applications

Audio and Video Signal Routing
Cellular Phones
Battery-Operated Equipment
Communications Circuits
Modems

Pin Configurations



Pin Configurations continued at end of data sheet.

Rail-to-Rail is a registered trademark of Nippon Motorola, Inc.

Features

- ◆ 3mm x 3mm and 4mm x 4mm 16-Pin QFN Package
- ◆ Guaranteed On-Resistance:
75Ω (max) (+3V Supply)
40Ω (max) (+5V Supply)
- ◆ Guaranteed Match Between Channels:
4Ω max
- ◆ Guaranteed Flatness Over Signal Range:
12Ω max
- ◆ Low Leakage Currents Over Temperature:
1nA Max at +85°C
- ◆ Fast Switching: $t_{ON} = 35\text{ns}$, $t_{OFF} = 20\text{ns}$
- ◆ Guaranteed Break-Before-Make
- ◆ Single-Supply Operation from +1.8V to +5.5V
- ◆ Rail-to-Rail Signal Handling
- ◆ -3dB Bandwidth: 250MHz
- ◆ Low Crosstalk: -79dB (1MHz)
- ◆ High Off-Isolation: -76dB (1MHz)

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX4699EGE	-40°C to +85°C	16 QFN (4mm x 4mm)
MAX4701EUE	-40°C to +85°C	16 TSSOP
MAX4701EGE	-40°C to +85°C	16 QFN (3mm x 3mm)
MAX4702EUE	-40°C to +85°C	16 TSSOP
MAX4702EGE	-40°C to +85°C	16 QFN (3mm x 3mm)

MAX4699/MAX4701/MAX4702



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

ABSOLUTE MAXIMUM RATINGS

(Voltages Referenced to GND)

V+	-0.3V to +6V
V _L , IN ₋ , COM ₋ , NO ₋ , NC ₋ (Note 1)	-0.3V to (V+ + 0.3V)
Continuous Current COM ₋ , NO ₋ , NC ₋	±20mA
Peak Current COM ₋ , NO ₋ , NC ₋ (pulsed at 1ms, 10% duty cycle)	±40mA
ESD per Method 3015.7	>2.5kV

Continuous Power Dissipation (T_A = +70°C)

TSSOP (derate 5.6mW/°C above +70°C)	444mW
QFN (3 x 3) (derate 16.9mW/°C above +70°C)	1349mW
QFN (4 x 4) (derate 18.5mW/°C above +70°C)	1481mW
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Signals on IN₋, COM₋, NO₋, and NC₋ exceeding 0 or V+ are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +2.7V to +3.3V, GND = 0, V_{IH} = +1.4V, V_{IL} = +0.5V, (V_L = +1.5V, V_{IH} = +1.0V, V_{IL} = +0.4V for MAX4702 only), T_A = -40°C to +85°C. Typical values are at V+ = +3V and T_A = +25°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}			0		V+	V
On-Resistance	R _{ON}	V+ = +2.7V, I _{COM_} = 10mA; V _{NO_} or V _{NC_} = +1.5V	+25°C T _{MIN} to T _{MAX}	60	75		Ω
On-Resistance Match Between Channels (Note 4)	ΔR _{ON}	V+ = +2.7V, I _{COM_} = 10mA; V _{NO_} or V _{NC_} = +1.5V	+25°C T _{MIN} to T _{MAX}	2	4	5	Ω
On-Resistance Flatness (Note 5)	R _{FLAT} (ON)	V+ = +2.7V, I _{COM_} = 10mA; V _{NO_} or V _{NC_} = +1V, +1.5V, +2V	+25°C T _{MIN} to T _{MAX}	8	12	14	Ω
NO_, NC_ Off-Leakage Current (Note 6)	I _{NO} (OFF), I _{NC} (OFF)	V+ = +3.3V, V _{COM_} = +1V, +3V; V _{NO_} or V _{NC_} = +3V, +1V	+25°C T _{MIN} to T _{MAX}	-0.5		+0.5	nA
COM_ On-Leakage Current (Note 6)	I _{COM} (ON)	V+ = +3.3V, V _{COM_} = +1V, +3V; V _{NO_} or V _{NC_} = +1V, +3V, or floating	+25°C T _{MIN} to T _{MAX}	-0.5		+0.5	nA
DYNAMIC							
Turn-On Time	t _{ON}	V _{NO_} or V _{NC_} = +2V; R _L = 300Ω, C _L = 35pF, Figure 2	+25°C T _{MIN} to T _{MAX}	27	35	45	ns
Turn-Off Time	t _{OFF}	V _{NO_} or V _{NC_} = +2V; R _L = 300Ω, C _L = 35pF, Figure 2	+25°C T _{MIN} to T _{MAX}	15	20	25	ns
Break-Before-Make (Note 6)	t _{BBM}	V _{NO_} or V _{NC_} = +2V; R _L = 300Ω, C _L = 35pF, Figure 2	+25°C T _{MIN} to T _{MAX}	15		1	ns
On-Channel -3dB Bandwidth	BW	Signal = 0, 50Ω in and out, Figure 5			250		MHz
Off-Isolation (Note 7)	V _{ISO}	f = 1MHz, R _L = 50Ω, C _L = 5pF, Figure 5	+25°C		-76		dB

Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

MAX4699/MAX4701/MAX4702

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

(V+ = +2.7V to +3.3V, GND = 0, V_{IH} = +1.4V, V_{IL} = +0.5V, (V_L = +1.5V, V_{IH} = +1.0V, V_{IL} = +0.4V for MAX4702 only), T_A = -40°C to +85°C. Typical values are at V+ = +3V and T_A = +25°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
Crosstalk (Note 8)	V _{CT}	f = 1MHz, R _L = 50Ω, C _L = 5pF, Figure 5	+25°C		-79		dB
Charge Injection	Q	V _{GEN} = 0, R _{GEN} = 0Ω, C _L = 1.0nF, Figure 4	+25°C		0.5		pC
NO ₋ , NC ₋ , Off-Capacitance	C _{NO-(OFF)} , C _{NC-(OFF)}	f = 1MHz, V _{NO-} , V _{NC-} = GND, Figure 6	+25°C		8		pF
Switch On-Capacitance	C _(ON)	f = 1MHz, Figure 6	+25°C		20		pF
Total Harmonic Distortion	THD	f = 20Hz to 20kHz, 2.5Vp-p, R _L = 600Ω	+25°C		0.02		%
DIGITAL I/O							
Input Logic High	V _{IH}	MAX4699/MAX4701		1.4			V
		MAX4702 (V _L = +1.5V)		1.0			
Input Logic Low	V _{IL}	MAX4699/MAX4701				0.8	V
		MAX4702 (V _L = +1.5V)				0.4	
Input Leakage Current	I _{IH} , I _{IL}	V _{IN} = 0 to V+		-1		1	μA
SUPPLY							
Power-Supply Range	V+			1.8		5.5	V
Logic Power-Supply Input	V _L			1.5		V+	V
Positive Supply Current	I+	V+ = +3.3V, V _{IN} = 0 or V+	T _{MIN} to T _{MAX}	-1		1	μA

ELECTRICAL CHARACTERISTICS—Single +5V Supply

(V+ = +5V ±10%, GND = 0, V_{IH} = +2.4V, V_{IL} = +0.8V, (V_L = +1.5V, V_{IH} = +1.0V, V_{IL} = +0.4V for MAX4702 only), T_A = -40°C to +85°C. Typical values are at V+ = +5V and T_A = +25°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
Analog Signal Range	V _{COM-} , V _{NO-} , V _{NC-}			0		V+	V
On-Resistance	R _{ON}	V+ = +4.5V, I _{COM-} = 10mA; V _{NO-} or V _{NC-} = +3.5V	+25°C	30	40	Ω	
			T _{MIN} to T _{MAX}		50		
On-Resistance Match Between Channels (Note 4)	ΔR _{ON}	V+ = +4.5V, I _{COM-} = 10mA; V _{NO-} or V _{NC-} = +3.5V	+25°C	1	3	Ω	
			T _{MIN} to T _{MAX}		5		
On-Resistance Flatness (Note 5)	R _{FLAT} (ON)	V+ = +4.5V, I _{COM-} = 10mA; V _{NO-} or V _{NC-} = +2.0V, +2.25V, +3.5V	+25°C	5	8	Ω	
			T _{MIN} to T _{MAX}		10		
DYNAMIC							
Turn-On Time	t _{ON}	V _{NO-} or V _{NC-} = +3V; R _L = 300Ω, C _L = 35pF, Figure 2	+25°C	15	18	ns	
			T _{MIN} to T _{MAX}		20		

Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

(V₊ = +5V ±10%, GND = 0, V_{IH} = +2.4V, V_{IL} = +0.8V, (V_L = +1.5V, V_{IH} = +1.0V, V_{IL} = +0.4V for MAX4702 only), T_A = -40°C to +85°C. Typical values are at V₊ = +5V and T_A = +25°C, unless otherwise noted.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
Turn-Off Time	t _{OFF}	V _{NO_} or V _{NC_} = +3V; R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		7	12	ns
			T _{MIN} to T _{MAX}			15	
Break-Before-Make (Note 6)	t _{BBM}	V _{NO_} or V _{NC_} = +3V; R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		10		ns
			T _{MIN} to T _{MAX}	2			
Charge Injection	Q	V _{GEN} = 0, R _{GEN} = 0, C _L = 1.0nF, Figure 4	+25°C		0.5		pC
DIGITAL I/O							
Input Logic High	V _{IH}	MAX4699/MAX4701		2.4			V
		MAX4702 (V _L = +1.5V)		1.0			
Input Logic Low	V _{IL}	MAX4699/MAX4701				0.8	V
		MAX4702 (V _L = +1.5V)				0.4	
Logic Input Current	I _{IH} , I _{IL}	V _{IN} = 0 to V ₊		-1		1	μA

Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 3: -40°C specifications are guaranteed by design.

Note 4: ΔRON = RON(MAX) - RON(MIN).

Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

Note 6: Guaranteed by design.

Note 7: Off-Isolation = 20log10 (V_{COM_} / V_{NO}), V_{COM} = output, V_{NO} = input to off switch.

Note 8: Between any two switches.


Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

Typical Operating Characteristics


($T_A = +25^\circ\text{C}$, unless otherwise noted. $V_L = +1.5\text{V}$ for MAX4702 only)

MAX4699/MAX4701/MAX4702


**ON-RESISTANCE vs. COM VOLTAGE
OVER SUPPLY VOLTAGE**




**ON-RESISTANCE vs. COM VOLTAGE
OVER TEMPERATURE ($V_+ = +2.7\text{V}$)**




**ON-RESISTANCE vs. COM VOLTAGE
OVER TEMPERATURE ($V_+ = +3.3\text{V}$)**




**ON-RESISTANCE vs. COM VOLTAGE
OVER TEMPERATURE ($V_+ = +5\text{V}$)**




**ON-LEAKAGE CURRENT
vs. TEMPERATURE**




**OFF-LEAKAGE CURRENT
vs. TEMPERATURE**




**CHARGE INJECTION vs. COM VOLTAGE
OVER SUPPLY VOLTAGE**



**SUPPLY CURRENT vs.
TEMPERATURE**








**SUPPLY CURRENT vs.
LOGIC INPUT VOLTAGE**



Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted. $V_L = +1.5\text{V}$ for MAX4702 only)



Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

Pin Description

QFN PIN		TSSOP PIN		NAME	FUNCTION
MAX4699/ MAX4701	MAX4702	MAX4701	MAX4702		
1	1	3	3	NC1	Analog Switch 1—Normally Closed Terminal
—	2	—	4	IN	Digital Control Input Switch 1, 2, 3, and 4
2	—	4	—	IN1, IN2	Digital Control Input Switch 1 and 2
3	3	5	5	NO2	Analog Switch 2—Normally Open Terminal
4	4	6	6	COM2	Analog Switch 2—Common Terminal
5	5	7	7	NC2	Analog Switch 2—Normally Closed Terminal
6	6	8	8	GND	Ground
7	7	9	9	NO3	Analog Switch 3—Normally Open Terminal
8	8	10	10	COM3	Analog Switch 3—Common Terminal
9	9	11	11	NC3	Analog Switch 3—Normally Closed Terminal
—	10	—	12	V _L	Logic Power-Supply Input
10	—	12	—	IN3, IN4	Digital Control Input Switch 3 and 4
11	11	13	13	NO4	Analog Switch 4—Normally Open Terminal
12	12	14	14	COM4	Analog Switch 4—Common Terminal
13	13	15	15	NC4	Analog Switch 4—Normally Closed Terminal
14	14	16	16	V ₊	Positive Supply Voltage Input
15	15	1	1	NO1	Analog Switch 1—Normally Open Terminal
16	16	2	2	COM1	Analog Switch 1—Common Terminal

Detailed Description

The MAX4699/MAX4701 are low-voltage CMOS analog switches that operate from a single +1.8V to +5.5V power supply. The MAX4702 requires an additional logic supply that allows for setting lower logic thresholds. The MAX4699/MAX4701 are double-pole/double-throw (DPDT) devices. The MAX4702 is a quad single-pole/double-throw (SPDT) device. These devices feature a break-before-make switching, fast switching speeds (with V₊ = 5V: t_{ON} = 18ns max, t_{OFF} = 9ns max and with V₊ = 3V: t_{ON} = 35ns, t_{OFF} = 20) and rail-to-rail signal handling. A logic input on the MAX4702 allows for logic thresholds as low as 1.0V.

Applications Information

Analog Signal Levels

Analog signals that range over the entire supply voltage (V₊ to GND) can be passed with very little change in on-resistance (see *Typical Operating Characteristics*). The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs.




Figure 1. Overvoltage Protection Using Two External Blocking Diodes

MAX4699/MAX4701/MAX4702

Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V_+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to $<20\text{mA}$, add a small-signal diode ($D1$) as shown in Figure 1. If the analog signal can dip below GND, add $D2$. Adding protection diodes reduces the analog range to a diode drop (about 0.7V) below V_+ (for $D1$), and a diode drop above ground (for $D2$). On-resistance increases slightly at low supply voltages. Maximum supply voltage (V_+) must not exceed $+6\text{V}$.

Adding protection diode $D2$ causes the logic threshold to be shifted relative to GND. TTL compatibility is not guaranteed when $D2$ is added.

Protection diodes $D1$ and $D2$ also protect against some overvoltage situations. With Figure 1's circuit, if the supply voltage is below the absolute maximum rating, and if a fault voltage up to the absolute maximum rating is applied to an analog signal pin, no damage will result.

V_L Logic Input (MAX4702)

The MAX4702 features a V_L logic input that allows for lower logic input thresholds down to 1.0V min for V_{IH} in the quad SPDT configuration. Power-up V_L after V_+ has been powered with a minimum of 1.5V to ensure proper operation of the device.

Test Circuits/Timing Diagrams




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval

Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

Test Circuits/Timing Diagrams (continued)




Figure 4. Charge Injection




Figure 5. On-Loss, Off-Isolation, and Crosstalk




Figure 6. Channel Off/On-Capacitance

Chip Information

TRANSISTOR COUNT: 269


Substrate connected to GND

MAX4699/MAX4701/MAX4702

Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN


Pin Configurations (continued)

TOP VIEW



IN1, IN2	IN3, IN4	ON SWITCHES
L	—	NC1–COM1, NC2–COM2
H	—	NO1–COM1, NO2–COM2
—	L	NC3–COM3, NC4–COM4
—	H	NO3–COM3, NO4–COM4


SWITCHES SHOWN FOR LOGIC "0" INPUTS



IN	ON SWITCHES
L	NC1–COM1, NC2–COM2 NC3–COM3, NC4–COM4
H	NO1–COM1, NO2–COM2 NO3–COM3, NO4–COM4

Package Information

MAX4699/MAX4701/MAX4702



1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)
2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. - 1994.
3. N IS THE NUMBER OF TERMINALS.
Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION &
Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
4. DIMENSION B APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
5. THE PIN #1 IDENTIFIER MUST EXIST ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
7. ALL DIMENSIONS ARE IN MILLIMETERS.
8. THE SHAPE SHOWN ON FOUR CORNERS ARE NOT ACTUAL 1/0.
9. PACKAGE WARPAGE MAX 0.05mm.
10. APPLIED FOR EXPOSED PAD AND TERMINALS.
EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
11. APPLIED ONLY FOR TERMINALS.
12. MEETS JEDEC MO220.

S.No.	COMMON DIMENSIONS			No.
	MIN.	NOM.	MAX.	
A	—	0.90	1.00	1
A1	0.00	0.01	0.05	
A2	—	0.65	0.80	
A3	0.20 REF.			
D	3.00 BSC			
D1	2.75 BSC			
E	3.00 BSC			
E1	2.75 BSC			
Ø	12"			
P	0.24	0.42	0.60	
R	0.13	0.17	0.23	


LEVEL	PITCH VARIATION C			LEVEL	PITCH VARIATION D		
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.
88	0.50 BSC			88	0.50 BSC		
Id	12			Id	16		
Ne	3			Ne	4		
l	0.50	0.60	0.75	l	0.30	0.40	0.55
b	0.18	0.23	0.30	b	0.18	0.23	0.30
Q	0.30	0.40	0.65	Q	0.00	0.20	0.45
D2 SEF EXPOSED PAD. VARIATION A				D2 SEF EXPOSED PAD. VARIATION A			

SYMBOLS		D2			E2			NOTE
		MIN	NOM	MAX	MIN	NOM	MAX	
EXPANDED PAD VARIPADS	A	0.95	1.10	1.25	0.95	1.10	1.25	

		
PROPRIETARY INFORMATION		
TITLE PACKAGE OUTLINE, 12,16L QFN, 3x3x0.90 MM		
APPROVAL	DOCUMENT CONTROL NO. 21-0102	REV C

Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

Package Information (continued)



NOTES:

- DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)
- DIMENSIONING & TOLERANCES CONFORM MUST TO ASME Y14.5M. - 1994.
- N IS THE NUMBER OF TERMINALS.
Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION &
Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
- EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- THE SHAPE SHOWN ON FOUR CORNERS ARE NOT ACTUAL 1/0.
- PACKAGE WARPAGE MAX 0.05mm.
- APPLIED FOR EXPOSED PAD AND TERMINALS.
EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- APPLIED ONLY FOR TERMINALS.
- MEETS JEDEC MO220.

	COMMON DIMENSIONS			No. of
	MIN.	NOM.	MAX.	
A	—	0.85	1.00	11
A1	0.00	0.01	0.05	
A2	—	0.65	0.80	
A3	0.20 REF.			
D	4.00 BSC			
D1	3.75 BSC			
E	4.00 BSC			
E1	3.75 BSC			
θ	12°			
P	0.24	0.42	0.60	
R	0.13	0.17	0.23	

PITCH VARIATION A				No. of	PITCH VARIATION B				No. of	PITCH VARIATION C				No. of	PITCH VARIATION D				No. of
MIN.	NOM.	MAX.			MIN.	NOM.	MAX.			MIN.	NOM.	MAX.			MIN.	NOM.	MAX.		
0.80 BSC				3	0.65 BSC				3	0.50 BSC				3	0.50 BSC				3
N	12			3	N	16			3	N	20			3	N	24			3
Nd	3			3	Nd	4			3	Nd	5			3	Nd	6			3
Ne	3			3	Ne	4			3	Ne	5			3	Ne	6			3
L	0.50	0.60	0.75	4	L	0.50	0.60	0.75	4	L	0.50	0.60	0.75	4	L	0.30	0.40	0.55	4
b	0.28	0.33	0.40	4	b	0.23	0.28	0.35	4	b	0.18	0.23	0.30	4	b	0.18	0.23	0.30	4
Q	0.30	0.40	0.65	4	Q	0.30	0.40	0.65	4	Q	0.30	0.40	0.65	4	Q	0.00	0.20	0.45	4
D2 SEE EXPOSED PAD VARIATION: A, B					D2 SEE EXPOSED PAD VARIATION: A, B					D2 SEE EXPOSED PAD VARIATION: A, B					D2 SEE EXPOSED PAD VARIATION: A, B				
E2 SEE EXPOSED PAD VARIATION: A, B					E2 SEE EXPOSED PAD VARIATION: A, B					E2 SEE EXPOSED PAD VARIATION: A, B					E2 SEE EXPOSED PAD VARIATION: A, B				

SYMBOLS		D2			E2			NOTE
		MIN	NOM	MAX	MIN	NOM	MAX	
EXPOSED PAD	A	1.95	2.10	2.25	1.95	2.10	2.25	
VARIATIONS	B	1.55	1.70	1.85	1.55	1.70	1.85	


EXAMPLE: WE CAN CALL VARIATION "BB" FOR 16 TERMINAL QFN WITH 1.70x1.70 mm NOMINAL EXPOSED PAD DIMENSION. THE FORMER ONE IN VARIATION IS FOR PITCH VARIATION AND THE LATTER ONE IS FOR EXPOSED PAD VARIATION.

MAXIM	
PROPRIETARY INFORMATION	
TITLE: PACKAGE OUTLINE, 12,16,20,24L QFN, 4x4x0.90 MM	
APPROVAL: 21-0106	REV: B 2/2

Low-Voltage, Dual DPDT/Quad SPDT Analog Switches in QFN

Package Information (continued)

MAX4699/MAX4701/MAX4702



	COMMON DIMENSIONS			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	—	1.10	—	.043
A ₁	0.05	0.15	.002	.006
A ₂	0.85	0.95	.033	.037
b	0.19	0.30	.007	.012
b ₁	0.19	0.25	.007	.010
c	0.090	0.20	.0035	.008
c ₁	0.090	0.135	.0035	.0053
D	SEE VARIATIONS		SEE VARIATIONS	
E	4.30	4.50	.169	.177
e	0.65 BSC		.026 BSC	
H	6.25	6.50	.246	.256
L	0.50	0.70	.020	.028
N	SEE VARIATIONS		SEE VARIATIONS	
α	0°	8°	0°	8°

JEDEC	N		VARIATIONS			
			MILLIMETERS		INCHES	
			MIN.	MAX.	MIN.	MAX.
AB-1	14	D	4.90	5.10	.193	.201
AB	16	D	4.90	5.10	.193	.201
AC	20	D	6.40	6.60	.252	.260
AD	24	D	7.70	7.90	.303	.311
AE	28	D	9.60	9.80	.378	.386

NOTES:

1. DIMENSIONS D AND E DO NOT INCLUDE FLASH
 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm PER SIDE
 3. CONTROLLING DIMENSION: MILLIMETER
 4. MEETS JEDEC OUTLINE MO-153. SEE JEDEC VARIATIONS TABLE.
 5. 'N' REFERS TO NUMBER OF LEADS
- △ THE LEAD TIPS MUST LIE WITHIN A SPECIFIED ZONE. THIS TOLERANCE ZONE IS DEFINED BY TWO PARALLEL PLANES. ONE PLANE IS THE SEATING PLANE, DATUM [-C-], THE OTHER PLANE IS AT THE SPECIFIED DISTANCE FROM [-C-] IN THE DIRECTION INDICATED.

MAXIM			
PROPRIETARY INFORMATION			
TITLE:			
PACKAGE OUTLINE, TSSOP, 4.40 MM BODY			
APPROVAL	DOCUMENT CONTROL NO.	REV	1/1
	21-0066	E	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 13