

The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

**32**

# H8SX/1650<sub>Group</sub>

## Hardware Manual

Renesas 32-Bit CISC Microcomputer  
H8SX Family / H8SX/1600 Series

H8SX/1650

R5S61650

Hardware Manual

Rev.2.00  
Revision Date: Sep. 01, 2004

Renesas Technology  
[www.renesas.com](http://www.renesas.com)



## Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

## Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

## General Precautions on Handling of Product

### 1. Treatment of NC Pins

Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

### 2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

### 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

### 4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers may have been allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

# Configuration of This Manual

This manual comprises the following items:

1. General Precautions on Handling of Product
2. Configuration of This Manual
3. Preface
4. Contents
5. Overview
6. Description of Functional Modules
  - CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

7. List of Registers
8. Electrical Characteristics
9. Appendix
10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

11. Index

# Preface

The H8SX/1650 Group is a single-chip microcomputer made up of the high-speed internal 32-bit H8SX CPU as its core, and the peripheral functions required to configure a system. The H8SX CPU is upward compatible with the H8/300, H8/300H, and H8S CPUs.

**Target Users:** This manual was written for users who will be using the H8SX/1650 Group in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.

**Objective:** This manual was written to explain the hardware functions and electrical characteristics of the H8SX/1650 Group to the target users.  
Refer to the H8SX Family Software Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip  
Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions  
Read the H8SX Family Software Manual.
- In order to understand the details of a register when its name is known  
Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 19, List of Registers.

**Examples:**    **Register name:**    The following notation is used for cases when the same or a similar function, e.g. 16-bit timer pulse unit or serial communication interface, is implemented on more than one channel:

XXX\_N (XXX is the register name and N is the channel number)

**Bit order:**    The MSB is on the left and the LSB is on the right.

**Number notation:**    Binary is B'xxxx, hexadecimal is H'xxxx, decimal is xxxx.

**Signal notation:**    An overbar is added to a low-active signal:  $\overline{\text{xxxx}}$

**Related Manuals:**    The latest versions of all related manuals are available from our web site.  
Please ensure you have the latest versions of all documents you require.  
<http://www.renesas.com/eng/>

H8SX/1650 Group manuals:

| <b>Document Title</b>           | <b>Document No.</b> |
|---------------------------------|---------------------|
| H8SX/1650 Group Hardware Manual | This manual         |
| H8SX Family Software Manual     | REJ09B0102          |



# Contents

|           |   |    |
|-----------|---|----|
| Section 1 | Overview  | 1  |
| 1.1       | Features  | 1  |
| 1.2       | Block Diagram   | 2  |
| 1.3       | Pin Assignments   | 3  |
| 1.3.1     | Pin Assignments   | 3  |
| 1.3.2     | Pin Configuration in Each Operating Mode  | 4  |
| 1.3.3     | Pin Functions   | 8  |
| Section 2 | CPU   | 17 |
| 2.1       | Features  | 17 |
| 2.2       | CPU Operating Modes   | 19 |
| 2.2.1     | Normal Mode   | 19 |
| 2.2.2     | Middle Mode   | 21 |
| 2.2.3     | Advanced Mode   | 22 |
| 2.2.4     | Maximum Mode  | 23 |
| 2.3       | Instruction Fetch   | 25 |
| 2.4       | Address Space   | 25 |
| 2.5       | Registers   | 26 |
| 2.5.1     | General Registers   | 27 |
| 2.5.2     | Program Counter (PC)  | 28 |
| 2.5.3     | Condition-Code Register (CCR)   | 28 |
| 2.5.4     | Extended Control Register (EXR)   | 30 |
| 2.5.5     | Vector Base Register (VBR)  | 30 |
| 2.5.6     | Short Address Base Register (SBR)   | 30 |
| 2.5.7     | Multiply-Accumulate Register (MAC)  | 31 |
| 2.5.8     | Initial Register Values   | 31 |
| 2.6       | Data Formats  | 32 |
| 2.6.1     | General Register Data Formats   | 32 |
| 2.6.2     | Memory Data Formats   | 33 |
| 2.7       | Instruction Set   | 34 |
| 2.7.1     | Instructions and Addressing Modes   | 36 |
| 2.7.2     | Table of Instructions Classified by Function                                      | 40 |
| 2.7.3     | Basic Instruction Formats   | 51 |
| 2.8       | Addressing Modes and Effective Address Calculation                                | 52 |
| 2.8.1     | Register Direct—Rn  | 53 |
| 2.8.2     | Register Indirect—@ERn  | 53 |
| 2.8.3     | Register Indirect with Displacement—@(d:2, ERn), @(d:16, ERn), or<br>@(d:32, ERn) | 53 |

|  |   |           |
|--|---|-----------|
| 2.8.4                                      | Index Register Indirect with Displacement—@(d:16,RnL.B),<br>@(d:32,RnL.B), @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L),<br>or @(d:32,ERn.L) ..... | 53        |
| 2.8.5                                      | Register Indirect with Post-Increment, Pre-Decrement, Pre-Increment,<br>or Post-Decrement—@ERn+, @-ERn, @+ERn, or @ERn- .....                   | 54        |
| 2.8.6                                      | Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32.....  | 55        |
| 2.8.7                                      | Immediate—#xx:8, #xx:16, or #xx:32.....   | 56        |
| 2.8.8                                      | Program-Counter Relative—@(d:8, PC) or @(d:16, PC): .....   | 56        |
| 2.8.9                                      | Program-Counter Relative with Index Register—@(RnL.B, PC),<br>@(Rn.W, PC), or @(ERn.L, PC).....   | 56        |
| 2.8.10                                     | Memory Indirect—@@aa:8 .....  | 57        |
| 2.8.11                                     | Extended Memory Indirect—@@vec:7 .....  | 57        |
| 2.8.12                                     | Effective Address Calculation .....   | 58        |
| 2.8.13                                     | MOVA Instruction .....  | 59        |
| 2.9  | Processing States.....  | 60        |
| <b>Section 3 MCU Operating Modes .....</b> |   | <b>63</b> |
| 3.1  | Operating Mode Selection .....  | 63        |
| 3.2  | Register Descriptions.....  | 64        |
| 3.2.1                                      | Mode Control Register (MDCR) .....  | 64        |
| 3.2.2                                      | System Control Register (SYSCR).....  | 66        |
| 3.3  | Operating Mode Descriptions .....   | 68        |
| 3.3.1                                      | Mode 4.....   | 68        |
| 3.3.2                                      | Mode 5.....   | 68        |
| 3.3.3                                      | Pin Functions .....   | 69        |
| 3.4  | Address Map.....  | 70        |
| 3.4.1                                      | Address Map (Advanced Mode).....  | 70        |
| <b>Section 4 Exception Handling .....</b>  |   | <b>71</b> |
| 4.1  | Exception Handling Types and Priority .....   | 71        |
| 4.2  | Exception Sources and Exception Handling Vector Table .....   | 72        |
| 4.3  | Reset .....   | 74        |
| 4.3.1                                      | Reset Exception Handling .....  | 74        |
| 4.3.2                                      | Interrupts after Reset.....   | 74        |
| 4.3.3                                      | On-Chip Peripheral Functions after Reset Release .....  | 74        |
| 4.4  | Traces.....   | 77        |
| 4.5  | Address Error.....  | 78        |
| 4.5.1                                      | Address Error Source.....   | 78        |
| 4.5.2                                      | Address Error Exception Handling.....   | 79        |
| 4.6  | Interrupts.....   | 80        |
| 4.6.1                                      | Interrupt Sources.....  | 80        |
| 4.6.2                                      | Interrupt Exception Handling .....  | 80        |
| 4.7  | Instruction Exception Handling .....  | 81        |

|   |  |            |
|---|--|------------|
| 4.7.1                                       | Trap Instruction.....  | 81         |
| 4.7.2                                       | Exception Handling by Illegal Instruction .....  | 82         |
| 4.8   | Stack Status after Exception Handling.....   | 83         |
| 4.9   | Usage Note.....  | 84         |
| <b>Section 5 Interrupt Controller .....</b> |  | <b>85</b>  |
| 5.1   | Features.....  | 85         |
| 5.2   | Input/Output Pins .....  | 87         |
| 5.3   | Register Descriptions .....  | 87         |
| 5.3.1                                       | Interrupt Control Register (INTCR) .....   | 88         |
| 5.3.2                                       | CPU Priority Control Register (CPUPCR) .....   | 89         |
| 5.3.3                                       | Interrupt Priority Registers A to C, E to H, K, and L<br>(IPRA to IPRC, IPRE to IPRH, IPRK, and IPRL)..... | 90         |
| 5.3.4                                       | IRQ Enable Register (IER) .....  | 92         |
| 5.3.5                                       | IRQ Sense Control Registers H and L (ISCRH, ISCRL).....  | 94         |
| 5.3.6                                       | IRQ Status Register (ISR).....   | 98         |
| 5.3.7                                       | Software Standby Release IRQ Enable Register (SSIER) .....   | 99         |
| 5.4   | Interrupt Sources.....   | 100        |
| 5.4.1                                       | External Interrupts .....  | 100        |
| 5.4.2                                       | Internal Interrupts .....  | 101        |
| 5.5   | Interrupt Exception Handling Vector Table.....   | 102        |
| 5.6   | Interrupt Control Modes and Interrupt Operation .....  | 106        |
| 5.6.1                                       | Interrupt Control Mode 0.....  | 106        |
| 5.6.2                                       | Interrupt Control Mode 2 .....   | 108        |
| 5.6.3                                       | Interrupt Exception Handling Sequence .....  | 110        |
| 5.6.4                                       | Interrupt Response Times .....   | 111        |
| 5.6.5                                       | DTC Activation by Interrupt.....   | 112        |
| 5.7   | CPU Priority Control Function Over DTC .....   | 114        |
| 5.8   | Usage Notes .....  | 116        |
| 5.8.1                                       | Conflict between Interrupt Generation and Disabling .....  | 116        |
| 5.8.2                                       | Instructions that Disable Interrupts .....   | 117        |
| 5.8.3                                       | Times when Interrupts are Disabled .....   | 117        |
| 5.8.4                                       | Interrupts during Execution of EEPMOV Instruction.....   | 117        |
| 5.8.5                                       | Interrupts during Execution of MOVMD and MOVSD Instructions.....   | 117        |
| 5.8.6                                       | Interrupts of Peripheral Modules .....   | 118        |
| <b>Section 6 Bus Controller (BSC).....</b>  |  | <b>119</b> |
| 6.1   | Features.....  | 119        |
| 6.2   | Register Descriptions .....  | 122        |
| 6.2.1                                       | Bus Width Control Register (ABWCR).....  | 123        |
| 6.2.2                                       | Access State Control Register (ASTCR) .....  | 124        |
| 6.2.3                                       | Wait Control Registers A and B (WTCRA, WTCRB) .....  | 125        |
| 6.2.4                                       | Read Strobe Timing Control Register (RDNCR) .....  | 130        |

|        |  |     |
|--------|--|-----|
| 6.2.5  | $\overline{\text{CS}}$ Assertion Period Control Registers (CSACR) .....    | 131 |
| 6.2.6  | Idle Control Register (IDLCR) .....  | 133 |
| 6.2.7  | Bus Control Register 1 (BCR1) .....  | 135 |
| 6.2.8  | Bus Control Register 2 (BCR2) .....  | 137 |
| 6.2.9  | Endian Control Register (ENDIANCR) .....                                   | 138 |
| 6.2.10 | SRAM Mode Control Register (SRAMCR) .....                                  | 139 |
| 6.2.11 | Burst ROM Interface Control Register (BROMCR) .....                        | 140 |
| 6.2.12 | Address/Data Multiplexed I/O Control Register (MPXCR) .....                | 142 |
| 6.3    | Bus Configuration .....  | 143 |
| 6.4    | Multi-Clock Function and Number of Access Cycles .....                     | 144 |
| 6.5    | External Bus .....   | 147 |
| 6.5.1  | Input/Output Pins .....  | 147 |
| 6.5.2  | Area Division .....  | 150 |
| 6.5.3  | Chip Select Signals .....  | 151 |
| 6.5.4  | External Bus Interface .....   | 152 |
| 6.5.5  | Area and External Bus Interface .....                                      | 155 |
| 6.5.6  | Endian and Data Alignment .....  | 159 |
| 6.6    | Basic Bus Interface .....  | 162 |
| 6.6.1  | Data Bus .....   | 162 |
| 6.6.2  | I/O Pins Used for Basic Bus Interface .....                                | 162 |
| 6.6.3  | Basic Timing .....   | 163 |
| 6.6.4  | Wait Control .....   | 169 |
| 6.6.5  | Read Strobe ( $\overline{\text{RD}}$ ) Timing .....                        | 171 |
| 6.6.6  | Extension of Chip Select ( $\overline{\text{CS}}$ ) Assertion Period ..... | 172 |
| 6.7    | Byte Control SRAM Interface .....  | 174 |
| 6.7.1  | Byte Control SRAM Space Setting .....                                      | 174 |
| 6.7.2  | Data Bus .....   | 174 |
| 6.7.3  | I/O Pins Used for Byte Control SRAM Interface .....                        | 175 |
| 6.7.4  | Basic Timing .....   | 176 |
| 6.7.5  | Wait Control .....   | 178 |
| 6.7.6  | Read Strobe ( $\overline{\text{RD}}$ ) .....                               | 180 |
| 6.7.7  | Extension of Chip Select ( $\overline{\text{CS}}$ ) Assertion Period ..... | 180 |
| 6.8    | Burst ROM Interface .....  | 180 |
| 6.8.1  | Burst ROM Space Setting .....  | 180 |
| 6.8.2  | Data Bus .....   | 181 |
| 6.8.3  | I/O Pins Used for Burst ROM Interface .....                                | 181 |
| 6.8.4  | Basic Timing .....   | 182 |
| 6.8.5  | Wait Control .....   | 183 |
| 6.8.6  | Read Strobe ( $\overline{\text{RD}}$ ) Timing .....                        | 183 |
| 6.8.7  | Extension of Chip Select ( $\overline{\text{CS}}$ ) Assertion Period ..... | 184 |
| 6.9    | Address/Data Multiplexed I/O Interface .....                               | 184 |
| 6.9.1  | Address/Data Multiplexed I/O Space Setting .....                           | 184 |
| 6.9.2  | Address/Data Multiplex .....   | 184 |

|   |  |     |
|---|--|-----|
| 6.9.3   | Data Bus.....  | 185 |
| 6.9.4   | I/O Pins Used for Address/Data Multiplexed I/O Interface.....      | 185 |
| 6.9.5   | Basic Timing.....  | 187 |
| 6.9.6   | Address Cycle Control.....   | 189 |
| 6.9.7   | Wait Control.....  | 190 |
| 6.9.8   | Read Strobe ( $\overline{RD}$ ) Timing.....                        | 190 |
| 6.9.9   | Extension of Chip Select ( $\overline{CS}$ ) Assertion Period..... | 191 |
| 6.10  | Idle Cycle.....  | 193 |
| 6.10.1  | Operation.....   | 193 |
| 6.10.2  | Pin States in Idle Cycle.....                                      | 201 |
| 6.11  | Bus Release.....   | 201 |
| 6.11.1  | Operation.....   | 201 |
| 6.11.2  | Pin States in External Bus Released State.....                     | 202 |
| 6.11.3  | Transition Timing.....   | 203 |
| 6.12  | Internal Bus.....  | 204 |
| 6.12.1  | Access to Internal Address Space.....                              | 204 |
| 6.13  | Write Data Buffer Function.....                                    | 205 |
| 6.13.1  | Write Data Buffer Function for External Data Bus.....              | 205 |
| 6.13.2  | Write Data Buffer Function for Peripheral Modules.....             | 206 |
| 6.14  | Bus Arbitration.....   | 207 |
| 6.14.1  | Operation.....   | 207 |
| 6.14.2  | Bus Transfer Timing.....   | 207 |
| 6.15  | Bus Controller Operation in Reset.....                             | 209 |
| 6.16  | Usage Notes.....   | 209 |
| Section 7 Data Transfer Controller (DTC)..... |  | 211 |
| 7.1   | Features.....  | 211 |
| 7.2   | Register Descriptions.....   | 213 |
| 7.2.1   | DTC Mode Register A (MRA).....                                     | 214 |
| 7.2.2   | DTC Mode Register B (MRB).....                                     | 215 |
| 7.2.3   | DTC Source Address Register (SAR).....                             | 216 |
| 7.2.4   | DTC Destination Address Register (DAR).....                        | 216 |
| 7.2.5   | DTC Transfer Count Register A (CRA).....                           | 217 |
| 7.2.6   | DTC Transfer Count Register B (CRB).....                           | 217 |
| 7.2.7   | DTC Enable Registers A to H (DTCERA to DTCERH).....                | 218 |
| 7.2.8   | DTC Control Register (DTCCR).....                                  | 219 |
| 7.2.9   | DTC Vector Base Register (DTCVBR).....                             | 220 |
| 7.3   | Activation Sources.....  | 220 |
| 7.4   | Location of Transfer Information and DTC Vector Table.....         | 221 |
| 7.5   | Operation.....   | 224 |
| 7.5.1   | Bus Cycle Division.....  | 227 |
| 7.5.2   | Transfer Information Read Skip Function.....                       | 229 |
| 7.5.3   | Transfer Information Writeback Skip Function.....                  | 230 |

|                                 |  |            |
|---------------------------------|--|------------|
| 7.5.4                           | Normal Transfer Mode .....   | 230        |
| 7.5.5                           | Repeat Transfer Mode .....   | 231        |
| 7.5.6                           | Block Transfer Mode .....  | 233        |
| 7.5.7                           | Chain Transfer .....   | 234        |
| 7.5.8                           | Operation Timing.....  | 235        |
| 7.5.9                           | Number of DTC Execution Cycles .....   | 237        |
| 7.5.10                          | DTC Bus Release Timing .....   | 238        |
| 7.5.11                          | DTC Priority Level Control to the CPU .....  | 238        |
| 7.6                             | DTC Activation by Interrupt.....   | 239        |
| 7.7                             | Examples of Use of the DTC .....   | 240        |
| 7.7.1                           | Normal Transfer Mode .....   | 240        |
| 7.7.2                           | Chain Transfer .....   | 240        |
| 7.7.3                           | Chain Transfer when Counter = 0.....   | 241        |
| 7.8                             | Interrupt Sources.....   | 242        |
| 7.9                             | Usage Notes .....  | 243        |
| 7.9.1                           | Module Stop Mode Setting .....   | 243        |
| 7.9.2                           | On-Chip RAM .....  | 243        |
| 7.9.3                           | DTCE Bit Setting.....  | 243        |
| 7.9.4                           | Chain Transfer .....   | 243        |
| 7.9.5                           | Transfer Information Start Address, Source Address,<br>and Destination Address .....     | 243        |
| 7.9.6                           | Endian .....   | 244        |
| <b>Section 8 I/O Ports.....</b> |  | <b>245</b> |
| 8.1                             | Register Descriptions.....   | 251        |
| 8.1.1                           | Data Direction Register (PnDDR) (n = 1 to 3, 6, A, B, D to F, H, and I).....             | 251        |
| 8.1.2                           | Data Register (PnDR) (n = 1 to 3, 6, A, B, D to F, H, and I).....                        | 252        |
| 8.1.3                           | Port Register (PORTn) (n = 1 to 3, 5, 6, A, B, D to F, H, and I) .....                   | 252        |
| 8.1.4                           | Input Buffer Control Register (PnICR)<br>(n = 1 to 3, 5, 6, A, B, D to F, H, and I)..... | 253        |
| 8.1.5                           | Pull-Up MOS Control Register (PnPCR) (n = D to F, H, and I) .....                        | 254        |
| 8.1.6                           | Open-Drain Control Register (PnODR) (n = 2 and F).....                                   | 255        |
| 8.2                             | Output Buffer Control.....   | 255        |
| 8.2.1                           | Port 1.....  | 255        |
| 8.2.2                           | Port 2.....  | 258        |
| 8.2.3                           | Port 3.....  | 261        |
| 8.2.4                           | Port 5.....  | 264        |
| 8.2.5                           | Port 6.....  | 265        |
| 8.2.6                           | Port A.....  | 267        |
| 8.2.7                           | Port B.....  | 270        |
| 8.2.8                           | Port D.....  | 271        |
| 8.2.9                           | Port E.....  | 271        |
| 8.2.10                          | Port F .....   | 272        |

|   |  |         |
|---|--|---------|
| 8.2.11  | Port H.....  | 274     |
| 8.2.12  | Port I .....   | 274     |
| 8.3   | Port Function Controller .....                               | 280     |
| 8.3.1   | Port Function Control Register 0 (PFCR0).....                | 280     |
| 8.3.2   | Port Function Control Register 1 (PFCR1).....                | 281     |
| 8.3.3   | Port Function Control Register 2 (PFCR2).....                | 282     |
| 8.3.4   | Port Function Control Register 4 (PFCR4).....                | 283     |
| 8.3.5   | Port Function Control Register 6 (PFCR6).....                | 284     |
| 8.3.6   | Port Function Control Register 9 (PFCR9).....                | 285     |
| 8.3.7   | Port Function Control Register B (PFCRB).....                | 286     |
| 8.3.8   | Port Function Control Register C (PFCRC).....                | 287     |
| 8.4   | Usage Notes .....  | 289     |
| 8.4.1   | Notes on Input Buffer Control Register (ICR) Setting .....   | 289     |
| 8.4.2   | Notes on Port Function Control Register (PFCR) Settings..... | 289     |
| <br>Section 9 16-Bit Timer Pulse Unit (TPU) ..... |  | <br>291 |
| 9.1   | Features.....  | 291     |
| 9.2   | Input/Output Pins .....                                      | 295     |
| 9.3   | Register Descriptions .....                                  | 296     |
| 9.3.1   | Timer Control Register (TCR).....                            | 298     |
| 9.3.2   | Timer Mode Register (TMDR).....                              | 303     |
| 9.3.3   | Timer I/O Control Register (TIOR).....                       | 304     |
| 9.3.4   | Timer Interrupt Enable Register (TIER).....                  | 322     |
| 9.3.5   | Timer Status Register (TSR).....                             | 324     |
| 9.3.6   | Timer Counter (TCNT).....                                    | 327     |
| 9.3.7   | Timer General Register (TGR) .....                           | 327     |
| 9.3.8   | Timer Start Register (TSTR) .....                            | 328     |
| 9.3.9   | Timer Synchronous Register (TSYR).....                       | 329     |
| 9.4   | Operation .....  | 330     |
| 9.4.1   | Basic Functions.....   | 330     |
| 9.4.2   | Synchronous Operation.....                                   | 335     |
| 9.4.3   | Buffer Operation .....                                       | 337     |
| 9.4.4   | Cascaded Operation .....                                     | 340     |
| 9.4.5   | PWM Modes .....  | 342     |
| 9.4.6   | Phase Counting Mode .....                                    | 347     |
| 9.5   | Interrupt Sources.....                                       | 353     |
| 9.6   | DTC Activation.....  | 355     |
| 9.7   | A/D Converter Activation .....                               | 355     |
| 9.8   | Operation Timing.....  | 356     |
| 9.8.1   | Input/Output Timing .....                                    | 356     |
| 9.8.2   | Interrupt Signal Timing.....                                 | 360     |
| 9.9   | Usage Notes .....  | 363     |
| 9.9.1   | Module Stop Mode Setting .....                               | 363     |

|   |  |            |
|---|--|------------|
| 9.9.2   | Input Clock Restrictions .....   | 363        |
| 9.9.3   | Caution on Cycle Setting .....   | 364        |
| 9.9.4   | Conflict between TCNT Write and Clear Operations.....  | 364        |
| 9.9.5   | Conflict between TCNT Write and Increment Operations .....   | 365        |
| 9.9.6   | Conflict between TGR Write and Compare Match.....  | 365        |
| 9.9.7   | Conflict between Buffer Register Write and Compare Match.....  | 366        |
| 9.9.8   | Conflict between TGR Read and Input Capture .....  | 366        |
| 9.9.9   | Conflict between TGR Write and Input Capture .....   | 367        |
| 9.9.10  | Conflict between Buffer Register Write and Input Capture.....  | 368        |
| 9.9.11  | Conflict between Overflow/Underflow and Counter Clearing .....   | 369        |
| 9.9.12  | Conflict between TCNT Write and Overflow/Underflow .....   | 369        |
| 9.9.13  | Multiplexing of I/O Pins .....   | 370        |
| 9.9.14  | Interrupts and Module Stop Mode .....  | 370        |
| <b>Section 10 Programmable Pulse Generator (PPG).....</b> |  | <b>371</b> |
| 10.1  | Features.....  | 371        |
| 10.2  | Input/Output Pins.....   | 372        |
| 10.3  | Register Descriptions.....   | 373        |
| 10.3.1  | Next Data Enable Registers H, L (NDERH, NDERL) .....   | 373        |
| 10.3.2  | Output Data Registers H, L (PODRH, PODRL).....   | 375        |
| 10.3.3  | Next Data Registers H, L (NDRH, NDRL) .....  | 376        |
| 10.3.4  | PPG Output Control Register (PCR) .....  | 379        |
| 10.3.5  | PPG Output Mode Register (PMR) .....   | 380        |
| 10.4  | Operation .....  | 382        |
| 10.4.1  | Output Timing .....  | 382        |
| 10.4.2  | Sample Setup Procedure for Normal Pulse Output.....  | 383        |
| 10.4.3  | Example of Normal Pulse Output (Example of 5-Phase Pulse Output).....  | 384        |
| 10.4.4  | Non-Overlapping Pulse Output.....  | 385        |
| 10.4.5  | Sample Setup Procedure for Non-Overlapping Pulse Output.....   | 387        |
| 10.4.6  | Example of Non-Overlapping Pulse Output<br>(Example of 4-Phase Complementary Non-Overlapping Pulse Output) ..... | 388        |
| 10.4.7  | Inverted Pulse Output .....  | 390        |
| 10.4.8  | Pulse Output Triggered by Input Capture.....   | 391        |
| 10.5  | Usage Notes.....   | 391        |
| 10.5.1  | Module Stop Mode Setting .....   | 391        |
| 10.5.2  | Operation of Pulse Output Pins.....  | 391        |
| <b>Section 11 8-Bit Timers (TMR) .....</b>                |  | <b>393</b> |
| 11.1  | Features.....  | 393        |
| 11.2  | Input/Output Pins.....   | 396        |
| 11.3  | Register Descriptions.....   | 397        |
| 11.3.1  | Timer Counter (TCNT).....  | 398        |
| 11.3.2  | Time Constant Register A (TCORA) .....   | 398        |

|            |  |     |
|------------|--|-----|
| 11.3.3     | Time Constant Register B (TCORB) .....                 | 399 |
| 11.3.4     | Timer Control Register (TCR) .....                     | 399 |
| 11.3.5     | Timer Counter Control Register (TCCR) .....            | 401 |
| 11.3.6     | Timer Control/Status Register (TCSR) .....             | 403 |
| 11.4       | Operation .....  | 407 |
| 11.4.1     | Pulse Output .....                                     | 407 |
| 11.4.2     | Reset Input .....                                      | 407 |
| 11.5       | Operation Timing .....                                 | 408 |
| 11.5.1     | TCNT Count Timing .....                                | 408 |
| 11.5.2     | Timing of CMFA and CMFB Setting at Compare Match ..... | 409 |
| 11.5.3     | Timing of Timer Output at Compare Match .....          | 409 |
| 11.5.4     | Timing of Counter Clear by Compare Match .....         | 410 |
| 11.5.5     | Timing of TCNT External Reset .....                    | 410 |
| 11.5.6     | Timing of Overflow Flag (OVF) Setting .....            | 411 |
| 11.6       | Operation with Cascaded Connection .....               | 411 |
| 11.6.1     | 16-Bit Counter Mode .....                              | 411 |
| 11.6.2     | Compare Match Count Mode .....                         | 412 |
| 11.7       | Interrupt Sources .....                                | 412 |
| 11.7.1     | Interrupt Sources and DTC Activation .....             | 412 |
| 11.7.2     | A/D Converter Activation .....                         | 413 |
| 11.8       | Usage Notes .....                                      | 413 |
| 11.8.1     | Notes on Setting Cycle .....                           | 413 |
| 11.8.2     | Conflict between TCNT Write and Clear .....            | 413 |
| 11.8.3     | Conflict between TCNT Write and Increment .....        | 414 |
| 11.8.4     | Conflict between TCOR Write and Compare Match .....    | 414 |
| 11.8.5     | Conflict between Compare Matches A and B .....         | 415 |
| 11.8.6     | Switching of Internal Clocks and TCNT Operation .....  | 415 |
| 11.8.7     | Mode Setting with Cascaded Connection .....            | 417 |
| 11.8.8     | Module Stop Mode Setting .....                         | 417 |
| 11.8.9     | Interrupts in Module Stop Mode .....                   | 417 |
| Section 12 | Watchdog Timer (WDT) .....                             | 419 |
| 12.1       | Features .....   | 419 |
| 12.2       | Input/Output Pin .....                                 | 420 |
| 12.3       | Register Descriptions .....                            | 420 |
| 12.3.1     | Timer Counter (TCNT) .....                             | 420 |
| 12.3.2     | Timer Control/Status Register (TCSR) .....             | 420 |
| 12.3.3     | Reset Control/Status Register (RSTCSR) .....           | 422 |
| 12.4       | Operation .....  | 423 |
| 12.4.1     | Watchdog Timer Mode .....                              | 423 |
| 12.4.2     | Interval Timer Mode .....                              | 424 |
| 12.5       | Interrupt Source .....                                 | 425 |
| 12.6       | Usage Notes .....                                      | 425 |

|   |   |            |
|---|---|------------|
| 12.6.1  | Notes on Register Access .....  | 425        |
| 12.6.2  | Conflict between Timer Counter (TCNT) Write and Increment.....                          | 426        |
| 12.6.3  | Changing Values of Bits CKS2 to CKS0.....   | 427        |
| 12.6.4  | Switching between Watchdog Timer Mode and Interval Timer Mode.....                      | 427        |
| 12.6.5  | Internal Reset in Watchdog Timer Mode.....  | 427        |
| 12.6.6  | System Reset by <u>WDTOVF</u> Signal.....   | 427        |
| 12.6.7  | Transition to Watchdog Timer Mode or Software Standby Mode.....                         | 428        |
| <b>Section 13 Serial Communication Interface (SCI).....</b> |   | <b>429</b> |
| 13.1  | Features.....   | 429        |
| 13.2  | Input/Output Pins.....  | 431        |
| 13.3  | Register Descriptions.....  | 431        |
| 13.3.1  | Receive Shift Register (RSR) .....  | 433        |
| 13.3.2  | Receive Data Register (RDR).....  | 433        |
| 13.3.3  | Transmit Data Register (TDR).....   | 433        |
| 13.3.4  | Transmit Shift Register (TSR).....  | 433        |
| 13.3.5  | Serial Mode Register (SMR) .....  | 434        |
| 13.3.6  | Serial Control Register (SCR) .....   | 437        |
| 13.3.7  | Serial Status Register (SSR) .....  | 441        |
| 13.3.8  | Smart Card Mode Register (SCMR).....  | 448        |
| 13.3.9  | Bit Rate Register (BRR) .....   | 449        |
| 13.3.10   | Serial Extended Mode Register (SEMR).....   | 456        |
| 13.4  | Operation in Asynchronous Mode.....   | 458        |
| 13.4.1  | Data Transfer Format.....   | 459        |
| 13.4.2  | Receive Data Sampling Timing and Reception Margin<br>in Asynchronous Mode.....          | 460        |
| 13.4.3  | Clock.....  | 461        |
| 13.4.4  | SCI Initialization (Asynchronous Mode).....   | 462        |
| 13.4.5  | Serial Data Transmission (Asynchronous Mode) .....                                      | 463        |
| 13.4.6  | Serial Data Reception (Asynchronous Mode) .....   | 464        |
| 13.5  | Multiprocessor Communication Function.....  | 468        |
| 13.5.1  | Multiprocessor Serial Data Transmission.....  | 469        |
| 13.5.2  | Multiprocessor Serial Data Reception .....  | 470        |
| 13.6  | Operation in Clocked Synchronous Mode.....  | 473        |
| 13.6.1  | Clock.....  | 473        |
| 13.6.2  | SCI Initialization (Clocked Synchronous Mode).....                                      | 474        |
| 13.6.3  | Serial Data Transmission (Clocked Synchronous Mode) .....                               | 475        |
| 13.6.4  | Serial Data Reception (Clocked Synchronous Mode) .....                                  | 477        |
| 13.6.5  | Simultaneous Serial Data Transmission and Reception<br>(Clocked Synchronous Mode) ..... | 478        |
| 13.7  | Operation in Smart Card Interface Mode.....   | 480        |
| 13.7.1  | Sample Connection.....  | 480        |
| 13.7.2  | Data Format (Except in Block Transfer Mode) .....                                       | 481        |

|                               |  |     |
|-------------------------------|--|-----|
| 13.7.3                        | Block Transfer Mode .....  | 482 |
| 13.7.4                        | Receive Data Sampling Timing and Reception Margin.....                               | 483 |
| 13.7.5                        | Initialization .....   | 484 |
| 13.7.6                        | Data Transmission (Except in Block Transfer Mode) .....                              | 485 |
| 13.7.7                        | Serial Data Reception (Except in Block Transfer Mode) .....                          | 488 |
| 13.7.8                        | Clock Output Control.....  | 489 |
| 13.8                          | Interrupt Sources .....  | 491 |
| 13.8.1                        | Interrupts in Normal Serial Communication Interface Mode .....                       | 491 |
| 13.8.2                        | Interrupts in Smart Card Interface Mode .....  | 492 |
| 13.9                          | Usage Notes .....  | 493 |
| 13.9.1                        | Module Stop Mode Setting .....   | 493 |
| 13.9.2                        | Break Detection and Processing .....   | 493 |
| 13.9.3                        | Mark State and Break Detection .....   | 493 |
| 13.9.4                        | Receive Error Flags and Transmit Operations<br>(Clocked Synchronous Mode Only) ..... | 493 |
| 13.9.5                        | Relation between Writing to TDR and TDRE Flag .....                                  | 494 |
| 13.9.6                        | Restrictions on Using DTC.....   | 494 |
| 13.9.7                        | SCI Operations during Mode Transitions .....   | 494 |
| Section 14 A/D Converter..... |  | 499 |
| 14.1                          | Features.....  | 499 |
| 14.2                          | Input/Output Pins .....  | 501 |
| 14.3                          | Register Descriptions .....  | 501 |
| 14.3.1                        | A/D Data Registers A to H (ADDRA to ADDRH) .....                                     | 502 |
| 14.3.2                        | A/D Control/Status Register (ADCSR) .....  | 503 |
| 14.3.3                        | A/D Control Register (ADCR) .....  | 505 |
| 14.4                          | Operation .....  | 506 |
| 14.4.1                        | Single Mode.....   | 506 |
| 14.4.2                        | Scan Mode .....  | 507 |
| 14.4.3                        | Input Sampling and A/D Conversion Time .....   | 509 |
| 14.4.4                        | External Trigger Input Timing .....  | 510 |
| 14.5                          | Interrupt Source .....   | 511 |
| 14.6                          | A/D Conversion Accuracy Definitions .....  | 511 |
| 14.7                          | Usage Notes .....  | 513 |
| 14.7.1                        | Module Stop Mode Setting .....   | 513 |
| 14.7.2                        | Permissible Signal Source Impedance .....  | 513 |
| 14.7.3                        | Influences on Absolute Accuracy .....  | 513 |
| 14.7.4                        | Setting Range of Analog Power Supply and Other Pins.....                             | 514 |
| 14.7.5                        | Notes on Board Design .....  | 514 |
| 14.7.6                        | Notes on Noise Countermeasures .....   | 514 |
| 14.7.7                        | A/D Input Hold Function in Software Standby Mode .....                               | 515 |

|            |  |     |
|------------|--|-----|
| Section 15 | D/A Converter .....  | 517 |
| 15.1       | Features.....  | 517 |
| 15.2       | Input/Output Pins.....   | 518 |
| 15.3       | Register Descriptions.....   | 518 |
| 15.3.1     | D/A Data Registers 0 and 1 (DADRO and DADR1).....                            | 518 |
| 15.3.2     | D/A Control Register 01 (DACR01) .....                                       | 519 |
| 15.4       | Operation .....  | 521 |
| 15.5       | Usage Notes.....   | 522 |
| 15.5.1     | Module Stop Mode Setting .....   | 522 |
| 15.5.2     | D/A Output Hold Function in Software Standby Mode.....                       | 522 |
| Section 16 | RAM.....   | 523 |
| Section 17 | Clock Pulse Generator.....   | 525 |
| 17.1       | Register Description .....   | 526 |
| 17.1.1     | System Clock Control Register (SCKCR).....                                   | 526 |
| 17.2       | Oscillator.....  | 528 |
| 17.2.1     | Connecting Crystal Resonator .....   | 528 |
| 17.2.2     | External Clock Input.....  | 529 |
| 17.3       | PLL Circuit .....  | 530 |
| 17.4       | Frequency Divider .....  | 530 |
| 17.5       | Usage Notes.....   | 530 |
| 17.5.1     | Notes on Clock Pulse Generator .....   | 530 |
| 17.5.2     | Notes on Resonator.....  | 531 |
| 17.5.3     | Notes on Board Design.....   | 531 |
| Section 18 | Power-Down Modes.....  | 533 |
| 18.1       | Features.....  | 533 |
| 18.2       | Register Descriptions.....   | 535 |
| 18.2.1     | Standby Control Register (SBYCR) .....                                       | 536 |
| 18.2.2     | Module Stop Control Registers A and B (MSTPCRA and MSTPCRB) .....            | 538 |
| 18.2.3     | Module Stop Control Register C (MSTPCRC).....                                | 541 |
| 18.3       | Multi-Clock Function .....   | 542 |
| 18.4       | Sleep Mode .....   | 543 |
| 18.4.1     | Transition to Sleep Mode.....  | 543 |
| 18.4.2     | Clearing Sleep Mode .....  | 543 |
| 18.5       | Software Standby Mode.....   | 544 |
| 18.5.1     | Transition to Software Standby Mode .....                                    | 544 |
| 18.5.2     | Clearing Software Standby Mode.....  | 544 |
| 18.5.3     | Setting Oscillation Settling Time after Clearing Software Standby Mode ..... | 545 |
| 18.5.4     | Software Standby Mode Application Example.....                               | 547 |
| 18.6       | Hardware Standby Mode .....  | 548 |

|   |  |            |
|---|--|------------|
| 18.6.1  | Transition to Hardware Standby Mode .....                            | 548        |
| 18.6.2  | Clearing Hardware Standby Mode.....                                  | 548        |
| 18.6.3  | Hardware Standby Mode Timing.....                                    | 548        |
| 18.6.4  | Timing Sequence at Power-On .....                                    | 549        |
| 18.7  | Module Stop Mode .....   | 549        |
| 18.7.1  | Module Stop Mode .....   | 549        |
| 18.7.2  | All-Module-Clock-Stop Mode.....                                      | 550        |
| 18.8  | B $\phi$ Clock Output Control .....                                  | 550        |
| 18.9  | Usage Notes .....  | 551        |
| 18.9.1  | I/O Port Status.....   | 551        |
| 18.9.2  | Current Consumption during Oscillation Settling Standby Period ..... | 551        |
| 18.9.3  | DTC Module Stop.....   | 551        |
| 18.9.4  | On-Chip Peripheral Module Interrupts .....                           | 551        |
| 18.9.5  | Writing to MSTPCRA, MSTPCRB, and MSTPCRC .....                       | 551        |
| <b>Section 19 List of Registers .....</b>                 |  | <b>553</b> |
| 19.1  | Register Addresses (Address Order).....                              | 554        |
| 19.2  | Register Bits.....   | 562        |
| 19.3  | Register States in Each Operating Mode .....                         | 571        |
| <b>Section 20 Electrical Characteristics .....</b>        |  | <b>579</b> |
| 20.1  | Absolute Maximum Ratings .....                                       | 579        |
| 20.2  | DC Characteristics .....   | 580        |
| 20.3  | AC Characteristics .....   | 583        |
| 20.3.1  | Clock Timing .....   | 584        |
| 20.3.2  | Control Signal Timing .....  | 586        |
| 20.3.3  | Bus Timing .....   | 587        |
| 20.3.4  | Timing of On-Chip Peripheral Modules .....                           | 602        |
| 20.4  | A/D Conversion Characteristics.....                                  | 605        |
| 20.5  | D/A Conversion Characteristics.....                                  | 606        |
| <b>Appendix .....</b>                                     |  | <b>607</b> |
| A.  | Port States in Each Pin State .....                                  | 607        |
| B.  | Product Lineup.....  | 610        |
| C.  | Package Dimensions .....   | 611        |
| <b>Main Revisions and Additions in this Edition .....</b> |  | <b>613</b> |
| <b>Index .....</b>  |  | <b>633</b> |



# Figures

## Section 1 Overview

|            |                       |   |
|------------|-----------------------|---|
| Figure 1.1 | Block Diagram .....   | 2 |
| Figure 1.2 | Pin Assignments ..... | 3 |

## Section 2 CPU

|             |   |    |
|-------------|---|----|
| Figure 2.1  | CPU Operating Modes .....   | 19 |
| Figure 2.2  | Exception Handling Vector Table (Normal Mode) .....               | 20 |
| Figure 2.3  | Stack Structure in Normal Mode .....                              | 20 |
| Figure 2.4  | Exception Handling Vector Table (Middle and Advanced Modes) ..... | 22 |
| Figure 2.5  | Stack Structure in Middle and Advanced Modes .....                | 23 |
| Figure 2.6  | Exception Handling Vector Table (Maximum Modes) .....             | 24 |
| Figure 2.7  | Stack Structure in Maximum Mode .....                             | 24 |
| Figure 2.8  | Memory Map .....  | 25 |
| Figure 2.9  | CPU Registers .....   | 26 |
| Figure 2.10 | Usage of General Registers .....                                  | 27 |
| Figure 2.11 | Stack .....   | 28 |
| Figure 2.12 | General Register Data Formats .....                               | 32 |
| Figure 2.13 | Memory Data Formats .....   | 33 |
| Figure 2.14 | Instruction Formats .....   | 51 |
| Figure 2.15 | Branch Address Specification in Memory Indirect Mode .....        | 57 |
| Figure 2.16 | State Transitions .....   | 61 |

## Section 3 MCU Operating Modes

|            |                                   |    |
|------------|-----------------------------------|----|
| Figure 3.1 | Address Map (Advanced Mode) ..... | 70 |
|------------|-----------------------------------|----|

## Section 4 Exception Handling

|            |  |    |
|------------|--|----|
| Figure 4.1 | Reset Sequence (On-chip ROM Enabled Advanced Mode) .....                               | 75 |
| Figure 4.2 | Reset Sequence<br>(16-Bit External Access in On-chip ROM Disabled Advanced Mode) ..... | 76 |
| Figure 4.3 | Stack Status after Exception Handling .....  | 83 |
| Figure 4.4 | Operation when SP Value Is Odd .....   | 84 |

## Section 5 Interrupt Controller

|            |   |     |
|------------|---|-----|
| Figure 5.1 | Block Diagram of Interrupt Controller .....   | 86  |
| Figure 5.2 | Block Diagram of Interrupts IRQn .....  | 101 |
| Figure 5.3 | Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0 ..... | 107 |
| Figure 5.4 | Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2 ..... | 109 |
| Figure 5.5 | Interrupt Exception Handling .....  | 110 |
| Figure 5.6 | Block Diagram of DTC and Interrupt Controller .....                                 | 112 |
| Figure 5.7 | Conflict between Interrupt Generation and Disabling .....                           | 116 |

## Section 6 Bus Controller (BSC)

|             |  |     |
|-------------|--|-----|
| Figure 6.1  | Block Diagram of Bus Controller.....   | 121 |
| Figure 6.2  | Read Strobe Negation Timing (Example of 3-State Access Space).....   | 131 |
| Figure 6.3  | $\overline{CS}$ and Address Assertion Period Extension<br>(Example of Basic Bus Interface, 3-State Access Space, and $RDNn = 0$ )..... | 133 |
| Figure 6.4  | Internal Bus Configuration.....  | 143 |
| Figure 6.5  | System Clock: External Bus Clock = 4:1, External 2-State Access .....  | 145 |
| Figure 6.6  | System Clock: External Bus Clock = 2:1, External 3-State Access .....  | 146 |
| Figure 6.7  | Address Space Area Division.....   | 150 |
| Figure 6.8  | $\overline{CSn}$ Signal Output Timing ( $n = 0$ to 7).....   | 151 |
| Figure 6.9  | Timing When $\overline{CS}$ Signal is Output to the Same Pin.....  | 152 |
| Figure 6.10 | Access Sizes and Data Alignment Control for 8-Bit Access Space (Big Endian)...   | 160 |
| Figure 6.11 | Access Sizes and Data Alignment Control for 8-Bit Access Space<br>(Little Endian).....   | 160 |
| Figure 6.12 | Access Sizes and Data Alignment Control for 16-Bit Access Space<br>(Big Endian) .....  | 161 |
| Figure 6.13 | Access Sizes and Data Alignment Control for 16-Bit Access Space<br>(Little Endian).....  | 161 |
| Figure 6.14 | 16-Bit 2-State Access Space Bus Timing (Byte Access for Even Address).....   | 163 |
| Figure 6.15 | 16-Bit 2-State Access Space Bus Timing (Byte Access for Odd Address).....  | 164 |
| Figure 6.16 | 16-Bit 2-State Access Space Bus Timing (Word Access for Even Address).....   | 165 |
| Figure 6.17 | 16-Bit 3-State Access Space Bus Timing (Byte Access for Even Address).....   | 166 |
| Figure 6.18 | 16-Bit 3-State Access Space Bus Timing (Word Access for Odd Address) .....   | 167 |
| Figure 6.19 | 16-Bit 3-State Access Space Bus Timing (Word Access for Even Address).....   | 168 |
| Figure 6.20 | Example of Wait Cycle Insertion Timing.....  | 170 |
| Figure 6.21 | Example of Read Strobe Timing.....   | 171 |
| Figure 6.22 | Example of Timing when Chip Select Assertion Period is Extended .....  | 173 |
| Figure 6.23 | 16-Bit 2-State Access Space Bus Timing.....  | 176 |
| Figure 6.24 | 16-Bit 3-State Access Space Bus Timing.....  | 177 |
| Figure 6.25 | Example of Wait Cycle Insertion Timing.....  | 179 |
| Figure 6.26 | Example of Burst ROM Access Timing ( $ASTn = 1$ , Two Burst Cycles).....   | 182 |
| Figure 6.27 | Example of Burst ROM Access Timing ( $ASTn = 0$ , One Burst Cycle).....  | 183 |
| Figure 6.28 | 8-Bit Access Space Access Timing ( $ABWHn = 1$ , $ABWLn = 1$ ).....  | 187 |
| Figure 6.29 | 16-Bit Access Space Access Timing ( $ABWHn = 0$ , $ABWLn = 1$ ).....   | 188 |
| Figure 6.30 | Access Timing of 3 Address Cycles ( $ADDEX = 1$ ).....   | 189 |
| Figure 6.31 | Read Strobe Timing .....   | 190 |
| Figure 6.32 | Chip Select ( $\overline{CS}$ ) Assertion Period Extension Timing in Data Cycle.....   | 191 |
| Figure 6.33 | Consecutive Read Accesses to Same Area<br>(Address/Data Multiplexed I/O Space).....  | 192 |
| Figure 6.34 | Example of Idle Cycle Operation (Consecutive Reads in Different Areas).....  | 195 |
| Figure 6.35 | Example of Idle Cycle Operation (Write after Read).....  | 196 |
| Figure 6.36 | Example of Idle Cycle Operation (Read after Write).....  | 197 |

|             |  |     |
|-------------|--|-----|
| Figure 6.37 | Idle Cycle Insertion Example .....   | 198 |
| Figure 6.38 | Relationship between Chip Select ( $\overline{CS}$ ) and Read ( $\overline{RD}$ )..... | 199 |
| Figure 6.39 | Bus Released State Transition Timing .....   | 203 |
| Figure 6.40 | Example of Timing when Write Data Buffer Function is Used .....                        | 205 |
| Figure 6.41 | Example of Timing when Peripheral Module<br>Write Data Buffer Function is Used .....   | 206 |

## Section 7 Data Transfer Controller (DTC)

|             |  |     |
|-------------|--|-----|
| Figure 7.1  | Block Diagram of DTC .....   | 212 |
| Figure 7.2  | Transfer Information on Data Area .....  | 221 |
| Figure 7.3  | Correspondence between DTC Vector Address and Transfer Information.....                                      | 222 |
| Figure 7.4  | Flowchart of DTC Operation.....  | 225 |
| Figure 7.5  | Bus Cycle Division Example.....  | 228 |
| Figure 7.6  | Transfer Information Read Skip Timing .....  | 229 |
| Figure 7.7  | Memory Map in Normal Transfer Mode.....  | 231 |
| Figure 7.8  | Memory Map in Repeat Transfer Mode<br>(When Transfer Source is Specified as Repeat Area).....                | 232 |
| Figure 7.9  | Memory Map in Block Transfer Mode<br>(When Transfer Destination is Specified as Block Area) .....            | 233 |
| Figure 7.10 | Operation of Chain Transfer.....   | 234 |
| Figure 7.11 | DTC Operation Timing (Example of Short Address Mode<br>in Normal Transfer Mode or Repeat Transfer Mode)..... | 235 |
| Figure 7.12 | DTC Operation Timing (Example of Short Address Mode<br>in Block Transfer Mode with Block Size of 2).....     | 235 |
| Figure 7.13 | DTC Operation Timing (Example of Short Address Mode in Chain Transfer) .....                                 | 236 |
| Figure 7.14 | DTC Operation Timing (Example of Full Address Mode<br>in Normal Transfer Mode or Repeat Transfer Mode).....  | 236 |
| Figure 7.15 | DTC with Interrupt Activation .....  | 239 |
| Figure 7.16 | Chain Transfer when Counter = 0 .....  | 242 |

## Section 9 16-Bit Timer Pulse Unit (TPU)

|             |  |     |
|-------------|--|-----|
| Figure 9.1  | Block Diagram of TPU.....  | 294 |
| Figure 9.2  | Example of Counter Operation Setting Procedure .....                   | 330 |
| Figure 9.3  | Free-Running Counter Operation .....                                   | 331 |
| Figure 9.4  | Periodic Counter Operation.....  | 332 |
| Figure 9.5  | Example of Setting Procedure for Waveform Output by Compare Match..... | 332 |
| Figure 9.6  | Example of 0-Output/1-Output Operation.....                            | 333 |
| Figure 9.7  | Example of Toggle Output Operation .....                               | 333 |
| Figure 9.8  | Example of Setting Procedure for Input Capture Operation.....          | 334 |
| Figure 9.9  | Example of Input Capture Operation.....                                | 335 |
| Figure 9.10 | Example of Synchronous Operation Setting Procedure .....               | 336 |
| Figure 9.11 | Example of Synchronous Operation.....                                  | 337 |
| Figure 9.12 | Compare Match Buffer Operation.....                                    | 338 |
| Figure 9.13 | Input Capture Buffer Operation.....                                    | 338 |

|             |   |     |
|-------------|---|-----|
| Figure 9.14 | Example of Buffer Operation Setting Procedure.....                      | 338 |
| Figure 9.15 | Example of Buffer Operation (1) .....                                   | 339 |
| Figure 9.16 | Example of Buffer Operation (2) .....                                   | 340 |
| Figure 9.17 | Example of Cascaded Operation Setting Procedure.....                    | 341 |
| Figure 9.18 | Example of Cascaded Operation (1).....                                  | 341 |
| Figure 9.19 | Example of Cascaded Operation (2).....                                  | 342 |
| Figure 9.20 | Example of PWM Mode Setting Procedure .....                             | 344 |
| Figure 9.21 | Example of PWM Mode Operation (1).....                                  | 344 |
| Figure 9.22 | Example of PWM Mode Operation (2).....                                  | 345 |
| Figure 9.23 | Example of PWM Mode Operation (3).....                                  | 346 |
| Figure 9.24 | Example of Phase Counting Mode Setting Procedure.....                   | 347 |
| Figure 9.25 | Example of Phase Counting Mode 1 Operation .....                        | 348 |
| Figure 9.26 | Example of Phase Counting Mode 2 Operation .....                        | 349 |
| Figure 9.27 | Example of Phase Counting Mode 3 Operation .....                        | 350 |
| Figure 9.28 | Example of Phase Counting Mode 4 Operation .....                        | 351 |
| Figure 9.29 | Phase Counting Mode Application Example.....                            | 352 |
| Figure 9.30 | Count Timing in Internal Clock Operation.....                           | 356 |
| Figure 9.31 | Count Timing in External Clock Operation .....                          | 356 |
| Figure 9.32 | Output Compare Output Timing .....                                      | 357 |
| Figure 9.33 | Input Capture Input Signal Timing.....                                  | 357 |
| Figure 9.34 | Counter Clear Timing (Compare Match) .....                              | 358 |
| Figure 9.35 | Counter Clear Timing (Input Capture).....                               | 358 |
| Figure 9.36 | Buffer Operation Timing (Compare Match) .....                           | 359 |
| Figure 9.37 | Buffer Operation Timing (Input Capture) .....                           | 359 |
| Figure 9.38 | TGI Interrupt Timing (Compare Match) .....                              | 360 |
| Figure 9.39 | TGI Interrupt Timing (Input Capture).....                               | 360 |
| Figure 9.40 | TCIV Interrupt Setting Timing.....                                      | 361 |
| Figure 9.41 | TCIU Interrupt Setting Timing.....                                      | 361 |
| Figure 9.42 | Timing for Status Flag Clearing by CPU .....                            | 362 |
| Figure 9.43 | Timing for Status Flag Clearing by DTC Activation (1).....              | 362 |
| Figure 9.44 | Timing for Status Flag Clearing by DTC Activation (2).....              | 363 |
| Figure 9.45 | Phase Difference, Overlap, and Pulse Width in Phase Counting Mode ..... | 363 |
| Figure 9.46 | Conflict between TCNT Write and Clear Operations .....                  | 364 |
| Figure 9.47 | Conflict between TCNT Write and Increment Operations.....               | 365 |
| Figure 9.48 | Conflict between TGR Write and Compare Match .....                      | 365 |
| Figure 9.49 | Conflict between Buffer Register Write and Compare Match .....          | 366 |
| Figure 9.50 | Conflict between TGR Read and Input Capture.....                        | 367 |
| Figure 9.51 | Conflict between TGR Write and Input Capture.....                       | 367 |
| Figure 9.52 | Conflict between Buffer Register Write and Input Capture .....          | 368 |
| Figure 9.53 | Conflict between Overflow and Counter Clearing .....                    | 369 |
| Figure 9.54 | Conflict between TCNT Write and Overflow .....                          | 369 |

|   |     |
|---|-----|
| <b>Section 10 Programmable Pulse Generator (PPG)</b>  |     |
| Figure 10.1 Block Diagram of PPG  | 371 |
| Figure 10.2 Schematic Diagram of PPG  | 382 |
| Figure 10.3 Timing of Transfer and Output of NDR Contents (Example)                                       | 382 |
| Figure 10.4 Setup Procedure for Normal Pulse Output (Example)   | 383 |
| Figure 10.5 Normal Pulse Output Example (5-Phase Pulse Output)  | 384 |
| Figure 10.6 Non-Overlapping Pulse Output  | 385 |
| Figure 10.7 Non-Overlapping Operation and NDR Write Timing  | 386 |
| Figure 10.8 Setup Procedure for Non-Overlapping Pulse Output (Example)                                    | 387 |
| Figure 10.9 Non-Overlapping Pulse Output Example (4-Phase Complementary)                                  | 388 |
| Figure 10.10 Inverted Pulse Output (Example)  | 390 |
| Figure 10.11 Pulse Output Triggered by Input Capture (Example)  | 391 |
| <b>Section 11 8-Bit Timers (TMR)</b>  |     |
| Figure 11.1 Block Diagram of 8-Bit Timer Module (Unit 0)  | 394 |
| Figure 11.2 Block Diagram of 8-Bit Timer Module (Unit 1)  | 395 |
| Figure 11.3 Example of Pulse Output   | 407 |
| Figure 11.4 Example of Reset Input  | 408 |
| Figure 11.5 Count Timing for Internal Clock Input at Falling Edge   | 408 |
| Figure 11.6 Count Timing for External Clock Input at Falling and Rising Edges                             | 408 |
| Figure 11.7 Timing of CMF Setting at Compare Match  | 409 |
| Figure 11.8 Timing of Toggled Timer Output at Compare Match A   | 409 |
| Figure 11.9 Timing of Counter Clear by Compare Match  | 410 |
| Figure 11.10 Timing of Clearance by External Reset (Rising Edge)  | 410 |
| Figure 11.11 Timing of Clearance by External Reset (High Level)   | 410 |
| Figure 11.12 Timing of OVF Setting  | 411 |
| Figure 11.13 Conflict between TCNT Write and Clear  | 413 |
| Figure 11.14 Conflict between TCNT Write and Increment  | 414 |
| Figure 11.15 Conflict between TCOR Write and Compare Match  | 414 |
| <b>Section 12 Watchdog Timer (WDT)</b>  |     |
| Figure 12.1 Block Diagram of WDT  | 419 |
| Figure 12.2 Operation in Watchdog Timer Mode  | 424 |
| Figure 12.3 Operation in Interval Timer Mode  | 424 |
| Figure 12.4 Writing to TCNT, TCSR, and RSTCSR   | 426 |
| Figure 12.5 Conflict between TCNT Write and Increment   | 426 |
| Figure 12.6 Circuit for System Reset by $\overline{\text{WDTOVF}}$ Signal (Example)                       | 427 |
| <b>Section 13 Serial Communication Interface (SCI)</b>  |     |
| Figure 13.1 Block Diagram of SCI  | 430 |
| Figure 13.2 Data Format in Asynchronous Communication<br>(Example with 8-Bit Data, Parity, Two Stop Bits) | 458 |
| Figure 13.3 Receive Data Sampling Timing in Asynchronous Mode   | 460 |

|              |   |     |
|--------------|---|-----|
| Figure 13.4  | Phase Relation between Output Clock and Transmit Data<br>(Asynchronous Mode) .....                                  | 461 |
| Figure 13.5  | Sample SCI Initialization Flowchart .....   | 462 |
| Figure 13.6  | Example of Operation for Transmission in Asynchronous Mode<br>(Example with 8-Bit Data, Parity, One Stop Bit).....  | 463 |
| Figure 13.7  | Sample Serial Transmission Flowchart .....  | 464 |
| Figure 13.8  | Example of SCI Operation for Reception<br>(Example with 8-Bit Data, Parity, One Stop Bit).....                      | 465 |
| Figure 13.9  | Sample Serial Reception Flowchart (1).....  | 466 |
| Figure 13.9  | Sample Serial Reception Flowchart (2).....  | 467 |
| Figure 13.10 | Example of Communication Using Multiprocessor Format<br>(Transmission of Data H'AA to Receiving Station A).....     | 468 |
| Figure 13.11 | Sample Multiprocessor Serial Transmission Flowchart.....  | 469 |
| Figure 13.12 | Example of SCI Operation for Reception<br>(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit) .....         | 470 |
| Figure 13.13 | Sample Multiprocessor Serial Reception Flowchart (1).....   | 471 |
| Figure 13.13 | Sample Multiprocessor Serial Reception Flowchart (2).....   | 472 |
| Figure 13.14 | Data Format in Clocked Synchronous Communication (LSB-First).....   | 473 |
| Figure 13.15 | Sample SCI Initialization Flowchart .....   | 474 |
| Figure 13.16 | Example of Operation for Transmission in Clocked Synchronous Mode .....   | 475 |
| Figure 13.17 | Sample Serial Transmission Flowchart.....   | 476 |
| Figure 13.18 | Example of Operation for Reception in Clocked Synchronous Mode .....  | 477 |
| Figure 13.19 | Sample Serial Reception Flowchart .....   | 478 |
| Figure 13.20 | Sample Flowchart of Simultaneous Serial Transmission and Reception .....  | 479 |
| Figure 13.21 | Pin Connection for Smart Card Interface .....   | 480 |
| Figure 13.22 | Data Formats in Normal Smart Card Interface Mode .....  | 481 |
| Figure 13.23 | Direct Convention ( $SDIR = SINV = O/\bar{E} = 0$ ) .....   | 481 |
| Figure 13.24 | Inverse Convention ( $SDIR = SINV = O/\bar{E} = 1$ ) .....  | 482 |
| Figure 13.25 | Receive Data Sampling Timing in Smart Card Interface Mode<br>(When Clock Frequency is 372 Times the Bit Rate) ..... | 483 |
| Figure 13.26 | Data Re-Transfer Operation in SCI Transmission Mode .....   | 486 |
| Figure 13.27 | TEND Flag Set Timing during Transmission.....   | 486 |
| Figure 13.28 | Sample Transmission Flowchart .....   | 487 |
| Figure 13.29 | Data Re-Transfer Operation in SCI Reception Mode.....   | 488 |
| Figure 13.30 | Sample Reception Flowchart.....   | 489 |
| Figure 13.31 | Clock Output Fixing Timing .....  | 489 |
| Figure 13.32 | Clock Stop and Restart Procedure.....   | 490 |
| Figure 13.33 | Sample Transmission using DTC in Clocked Synchronous Mode.....  | 494 |
| Figure 13.34 | Sample Flowchart for Mode Transition during Transmission.....   | 495 |
| Figure 13.35 | Port Pin States during Mode Transition<br>(Internal Clock, Asynchronous Transmission) .....                         | 496 |
| Figure 13.36 | Port Pin States during Mode Transition<br>(Internal Clock, Clocked Synchronous Transmission) .....                  | 496 |

|  |  |     |
|--|--|-----|
| Figure 13.37                                 | Sample Flowchart for Mode Transition during Reception .....                          | 497 |
| <b>Section 14 A/D Converter</b>              |  |     |
| Figure 14.1                                  | Block Diagram of A/D Converter .....   | 500 |
| Figure 14.2                                  | Example of A/D Converter Operation (Single Mode, Channel 1 Selected) .....           | 507 |
| Figure 14.3                                  | Example of A/D Conversion<br>(Scan Mode, Three Channels (AN0 to AN2) Selected) ..... | 508 |
| Figure 14.4                                  | A/D Conversion Timing .....  | 509 |
| Figure 14.5                                  | External Trigger Input Timing .....  | 510 |
| Figure 14.6                                  | A/D Conversion Accuracy Definitions .....  | 512 |
| Figure 14.7                                  | A/D Conversion Accuracy Definitions .....  | 512 |
| Figure 14.8                                  | Example of Analog Input Circuit .....  | 513 |
| Figure 14.9                                  | Example of Analog Input Protection Circuit .....                                     | 515 |
| Figure 14.10                                 | Analog Input Pin Equivalent Circuit .....  | 515 |
| <b>Section 15 D/A Converter</b>              |  |     |
| Figure 15.1                                  | Block Diagram of D/A Converter .....   | 517 |
| Figure 15.2                                  | Example of D/A Converter Operation .....   | 521 |
| <b>Section 17 Clock Pulse Generator</b>      |  |     |
| Figure 17.1                                  | Block Diagram of Clock Pulse Generator .....   | 525 |
| Figure 17.2                                  | Connection of Crystal Resonator (Example) .....                                      | 528 |
| Figure 17.3                                  | Crystal Resonator Equivalent Circuit .....   | 529 |
| Figure 17.4                                  | External Clock Input (Examples) .....  | 529 |
| Figure 17.5                                  | Clock Modification Timing .....  | 531 |
| Figure 17.6                                  | Note on Board Design for Oscillation Circuit .....                                   | 532 |
| Figure 17.7                                  | Recommended External Circuitry for PLL Circuit .....                                 | 532 |
| <b>Section 18 Power-Down Modes</b>           |  |     |
| Figure 18.1                                  | Mode Transitions .....   | 535 |
| Figure 18.2                                  | Software Standby Mode Application Example .....                                      | 547 |
| Figure 18.3                                  | Hardware Standby Mode Timing .....   | 548 |
| Figure 18.4                                  | Timing Sequence at Power-On .....  | 549 |
| <b>Section 20 Electrical Characteristics</b> |  |     |
| Figure 20.1                                  | Output Load Circuit .....  | 583 |
| Figure 20.2                                  | External Bus Clock Timing .....  | 584 |
| Figure 20.3                                  | Oscillation Settling Timing after Software Standby Mode .....                        | 585 |
| Figure 20.4                                  | Oscillation Settling Timing .....  | 585 |
| Figure 20.5                                  | External Input Clock Timing .....  | 585 |
| Figure 20.6                                  | Reset Input Timing .....   | 586 |
| Figure 20.7                                  | Interrupt Input Timing .....   | 587 |
| Figure 20.8                                  | Basic Bus Timing: 2-State Access .....   | 590 |
| Figure 20.9                                  | Basic Bus Timing: 3-State Access .....   | 591 |
| Figure 20.10                                 | Basic Bus Timing: Three-State Access, One Wait .....                                 | 592 |

|              |   |     |
|--------------|---|-----|
| Figure 20.11 | Basic Bus Timing: 2-State Access ( $\overline{CS}$ Assertion Period Extended)   | 593 |
| Figure 20.12 | Basic Bus Timing: 3-State Access ( $\overline{CS}$ Assertion Period Extended)   | 594 |
| Figure 20.13 | Byte Control SRAM: 2-State Read/Write Access  | 595 |
| Figure 20.14 | Byte Control SRAM: 3-State Read/Write Access  | 596 |
| Figure 20.15 | Burst ROM Access Timing: 1-State Burst Access   | 597 |
| Figure 20.16 | Burst ROM Access Timing: 2-State Burst Access   | 598 |
| Figure 20.17 | Address/Data Multiplexed Access Timing (No Wait) (Basic, 4-State Access)  | 599 |
| Figure 20.18 | Address/Data Multiplexed Access Timing (Wait Control)<br>(Address Cycle Program Wait $\times$ 1 + Data Cycle Program Wait $\times$ 1<br>+ Data Cycle Pin Wait $\times$ 1) | 600 |
| Figure 20.19 | External Bus Release Timing   | 601 |
| Figure 20.20 | External Bus Request Output Timing  | 601 |
| Figure 20.21 | I/O Port Input/Output Timing  | 603 |
| Figure 20.22 | TPU Input/Output Timing   | 603 |
| Figure 20.23 | TPU Clock Input Timing  | 603 |
| Figure 20.24 | PPG Output Timing   | 604 |
| Figure 20.25 | 8-Bit Timer Output Timing   | 604 |
| Figure 20.26 | 8-Bit Timer Reset Input Timing  | 604 |
| Figure 20.27 | 8-Bit Timer Clock Input Timing  | 604 |
| Figure 20.28 | WDT Output Timing   | 604 |
| Figure 20.29 | SCK Clock Input Timing  | 604 |
| Figure 20.30 | SCI Input/Output Timing: Clocked Synchronous Mode   | 605 |
| Figure 20.31 | A/D Converter External Trigger Input Timing   | 605 |

## Appendix

|            |                              |     |
|------------|------------------------------|-----|
| Figure C.1 | Package Dimensions (TFP-120) | 611 |
|------------|------------------------------|-----|

# Tables

## Section 1 Overview

|           |   |   |
|-----------|---|---|
| Table 1.1 | Pin Configuration in Each Operating Mode..... | 4 |
| Table 1.2 | Pin Functions .....                           | 8 |

## Section 2 CPU

|            |  |    |
|------------|--|----|
| Table 2.1  | Instruction Classification .....   | 34 |
| Table 2.2  | Combinations of Instructions and Addressing Modes (1).....                 | 36 |
| Table 2.2  | Combinations of Instructions and Addressing Modes (2).....                 | 39 |
| Table 2.3  | Operation Notation .....   | 40 |
| Table 2.4  | Data Transfer Instructions.....  | 41 |
| Table 2.5  | Block Transfer Instructions.....   | 42 |
| Table 2.6  | Arithmetic Operation Instructions .....                                    | 43 |
| Table 2.7  | Logic Operation Instructions .....   | 45 |
| Table 2.8  | Shift Operation Instructions.....  | 46 |
| Table 2.9  | Bit Manipulation Instructions .....  | 46 |
| Table 2.10 | Branch Instructions .....  | 49 |
| Table 2.11 | System Control Instructions.....   | 50 |
| Table 2.12 | Addressing Modes .....   | 52 |
| Table 2.13 | Absolute Address Access Ranges.....  | 55 |
| Table 2.14 | Effective Address Calculation for Transfer and Operation Instructions..... | 58 |
| Table 2.15 | Effective Address Calculation for Branch Instructions.....                 | 59 |

## Section 3 MCU Operating Modes

|           |  |    |
|-----------|--|----|
| Table 3.1 | MCU Operating Mode Settings .....                          | 63 |
| Table 3.2 | Settings of Bits MSD2 to MSD0 .....                        | 65 |
| Table 3.3 | Pin Functions in Each Operating Mode (Advanced Mode) ..... | 69 |

## Section 4 Exception Handling

|           |  |    |
|-----------|--|----|
| Table 4.1 | Exception Types and Priority.....  | 71 |
| Table 4.2 | Exception Handling Vector Table.....                                     | 72 |
| Table 4.3 | Calculation Method of Exception Handling Vector Table Address.....       | 73 |
| Table 4.4 | Status of CCR and EXR after Trace Exception Handling.....                | 77 |
| Table 4.5 | Bus Cycle and Address Error.....   | 78 |
| Table 4.6 | Status of CCR and EXR after Address Error Exception Handling .....       | 79 |
| Table 4.7 | Interrupt Sources.....   | 80 |
| Table 4.8 | Status of CCR and EXR after Trap Instruction Exception Handling.....     | 81 |
| Table 4.9 | Status of CCR and EXR after Illegal Instruction Exception Handling ..... | 82 |

## Section 5 Interrupt Controller

|           |  |     |
|-----------|--|-----|
| Table 5.1 | Pin Configuration.....   | 87  |
| Table 5.2 | Interrupt Sources, Vector Address Offsets, and Interrupt Priority..... | 102 |
| Table 5.3 | Interrupt Control Modes .....  | 106 |

|           |  |     |
|-----------|--|-----|
| Table 5.4 | Interrupt Response Times .....                                       | 111 |
| Table 5.5 | Number of Execution States in Interrupt Handling Routine .....       | 112 |
| Table 5.6 | Interrupt Source Selection and Clear Control .....                   | 113 |
| Table 5.7 | CPU Priority Control .....   | 115 |
| Table 5.8 | Example of Priority Control Function Setting and Control State ..... | 115 |

## **Section 6 Bus Controller (BSC)**

|            |   |     |
|------------|---|-----|
| Table 6.1  | Synchronization Clocks and Their Corresponding Functions .....            | 144 |
| Table 6.2  | Pin Configuration .....   | 147 |
| Table 6.3  | Pin Functions in Each Interface .....                                     | 149 |
| Table 6.4  | Interface Names and Area Names .....                                      | 152 |
| Table 6.5  | Areas Specifiable for Each Interface .....                                | 153 |
| Table 6.6  | Number of Access Cycles .....   | 155 |
| Table 6.7  | Area 0 External Interface .....   | 155 |
| Table 6.8  | Area 1 External Interface .....   | 156 |
| Table 6.9  | Area 2 External Interface .....   | 156 |
| Table 6.10 | Area 3 External Interface .....   | 157 |
| Table 6.11 | Area 4 External Interface .....   | 157 |
| Table 6.12 | Area 5 External Interface .....   | 158 |
| Table 6.13 | Area 6 External Interface .....   | 158 |
| Table 6.14 | Area 7 External Interface .....   | 159 |
| Table 6.15 | I/O Pins for Basic Bus Interface .....                                    | 162 |
| Table 6.16 | I/O Pins for Byte Control SRAM Interface .....                            | 175 |
| Table 6.17 | I/O Pins Used for Burst ROM Interface .....                               | 181 |
| Table 6.18 | Address/Data Multiplex .....  | 184 |
| Table 6.19 | I/O Pins for Address/Data Multiplexed I/O Interface .....                 | 185 |
| Table 6.20 | Number of Idle Cycle Insertion Selection in Each Area .....               | 194 |
| Table 6.21 | Number of Idle Cycle Insertions .....                                     | 194 |
| Table 6.22 | Idle Cycles in Mixed Accesses to Normal Space .....                       | 200 |
| Table 6.23 | Pin States in Idle Cycle .....  | 201 |
| Table 6.24 | Pin States in Bus Released State .....                                    | 202 |
| Table 6.25 | Number of Access Cycles for On-Chip Memory Spaces .....                   | 204 |
| Table 6.26 | Number of Access Cycles for Registers of On-Chip Peripheral Modules ..... | 204 |

## **Section 7 Data Transfer Controller (DTC)**

|           |  |     |
|-----------|--|-----|
| Table 7.1 | Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs .....                 | 222 |
| Table 7.2 | DTC Transfer Modes .....   | 224 |
| Table 7.3 | Chain Transfer Conditions .....  | 226 |
| Table 7.4 | Number of Bus Cycle Divisions and Access Size .....                                    | 227 |
| Table 7.5 | Transfer Information Writeback Skip Condition<br>and Writeback Skipped Registers ..... | 230 |
| Table 7.6 | Register Function in Normal Transfer Mode .....  | 230 |
| Table 7.7 | Register Function in Repeat Transfer Mode .....  | 232 |
| Table 7.8 | Register Function in Block Transfer Mode .....   | 233 |

|  |   |     |
|--|---|-----|
| Table 7.9                                      | DTC Execution Status.....                               | 237 |
| Table 7.10                                     | Number of Cycles Required for Each Execution State..... | 238 |
| <b>Section 8 I/O Ports</b>                     |   |     |
| Table 8.1                                      | Port Functions.....                                     | 245 |
| Table 8.2                                      | Register Configuration in Each Port.....                | 251 |
| Table 8.3                                      | Startup Mode and Initial Value.....                     | 252 |
| Table 8.4                                      | Input Pull-Up MOS State.....                            | 254 |
| Table 8.5                                      | Available Output Signals and Settings in Each Port..... | 275 |
| <b>Section 9 16-Bit Timer Pulse Unit (TPU)</b> |   |     |
| Table 9.1                                      | TPU Functions.....                                      | 292 |
| Table 9.2                                      | Pin Configuration.....                                  | 295 |
| Table 9.3                                      | CCLR2 to CCLR0 (Channels 0 and 3).....                  | 299 |
| Table 9.4                                      | CCLR2 to CCLR0 (Channels 1, 2, 4, and 5).....           | 299 |
| Table 9.5                                      | Input Clock Edge Selection.....                         | 300 |
| Table 9.6                                      | TPSC2 to TPSC0 (Channel 0).....                         | 300 |
| Table 9.7                                      | TPSC2 to TPSC0 (Channel 1).....                         | 300 |
| Table 9.8                                      | TPSC2 to TPSC0 (Channel 2).....                         | 301 |
| Table 9.9                                      | TPSC2 to TPSC0 (Channel 3).....                         | 301 |
| Table 9.10                                     | TPSC2 to TPSC0 (Channel 4).....                         | 302 |
| Table 9.11                                     | TPSC2 to TPSC0 (Channel 5).....                         | 302 |
| Table 9.12                                     | MD3 to MD0.....   | 304 |
| Table 9.13                                     | TIORH_0.....  | 306 |
| Table 9.14                                     | TIORL_0.....  | 307 |
| Table 9.15                                     | TIOR_1.....   | 308 |
| Table 9.16                                     | TIOR_2.....   | 309 |
| Table 9.17                                     | TIORH_3.....  | 310 |
| Table 9.18                                     | TIORL_3.....  | 311 |
| Table 9.19                                     | TIOR_4.....   | 312 |
| Table 9.20                                     | TIOR_5.....   | 313 |
| Table 9.21                                     | TIORH_0.....  | 314 |
| Table 9.22                                     | TIORL_0.....  | 315 |
| Table 9.23                                     | TIOR_1.....   | 316 |
| Table 9.24                                     | TIOR_2.....   | 317 |
| Table 9.25                                     | TIORH_3.....  | 318 |
| Table 9.26                                     | TIORL_3.....  | 319 |
| Table 9.27                                     | TIOR_4.....   | 320 |
| Table 9.28                                     | TIOR_5.....   | 321 |
| Table 9.29                                     | Register Combinations in Buffer Operation.....          | 337 |
| Table 9.30                                     | Cascaded Combinations.....                              | 340 |
| Table 9.31                                     | PWM Output Registers and Output Pins.....               | 343 |
| Table 9.32                                     | Clock Input Pins in Phase Counting Mode.....            | 347 |
| Table 9.33                                     | Up/Down-Count Conditions in Phase Counting Mode 1.....  | 348 |

|  |  |     |
|--|--|-----|
| Table 9.34   | Up/Down-Count Conditions in Phase Counting Mode 2.....                                     | 349 |
| Table 9.35   | Up/Down-Count Conditions in Phase Counting Mode 3.....                                     | 350 |
| Table 9.36   | Up/Down-Count Conditions in Phase Counting Mode 4.....                                     | 351 |
| Table 9.37   | TPU Interrupts .....   | 354 |
| <b>Section 10 Programmable Pulse Generator (PPG)</b>   |  |     |
| Table 10.1   | Pin Configuration.....   | 372 |
| <b>Section 11 8-Bit Timers (TMR)</b>                   |  |     |
| Table 11.1   | Pin Configuration.....   | 396 |
| Table 11.2   | Clock Input to TCNT and Count Condition.....   | 402 |
| Table 11.3   | 8-Bit Timer (TMR_0 or TMR_1) Interrupt Sources.....  | 412 |
| Table 11.4   | Timer Output Priorities.....   | 415 |
| Table 11.5   | Switching of Internal Clock and TCNT Operation.....  | 416 |
| <b>Section 12 Watchdog Timer (WDT)</b>                 |  |     |
| Table 12.1   | Pin Configuration.....   | 420 |
| Table 12.2   | WDT Interrupt Source .....   | 425 |
| <b>Section 13 Serial Communication Interface (SCI)</b> |  |     |
| Table 13.1   | Pin Configuration.....   | 431 |
| Table 13.2   | Relationships between N Setting in BRR and Bit Rate B.....                                 | 449 |
| Table 13.3   | Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1) .....               | 450 |
| Table 13.3   | Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2) .....               | 451 |
| Table 13.4   | Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode).....                     | 452 |
| Table 13.5   | Maximum Bit Rate with External Clock Input (Asynchronous Mode) .....                       | 452 |
| Table 13.6   | BRR Settings for Various Bit Rates (Clocked Synchronous Mode).....                         | 453 |
| Table 13.7   | Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode) ....                 | 454 |
| Table 13.8   | BRR Settings for Various Bit Rates<br>(Smart Card Interface Mode, n = 0, S = 372) .....    | 455 |
| Table 13.9   | Maximum Bit Rate for Each Operating Frequency<br>(Smart Card Interface Mode, S = 372)..... | 455 |
| Table 13.10  | Serial Transfer Formats (Asynchronous Mode).....   | 459 |
| Table 13.11  | SSR Status Flags and Receive Data Handling .....   | 466 |
| Table 13.12  | SCI Interrupt Sources.....   | 491 |
| Table 13.13  | SCI Interrupt Sources.....   | 492 |
| <b>Section 14 A/D Converter</b>                        |  |     |
| Table 14.1   | Pin Configuration.....   | 501 |
| Table 14.2   | Analog Input Channels and Corresponding ADDR Registers .....                               | 502 |
| Table 14.3   | A/D Conversion Characteristics (Single Mode) .....   | 510 |
| Table 14.4   | A/D Conversion Characteristics (Scan Mode).....  | 510 |
| Table 14.5   | A/D Converter Interrupt Source.....  | 511 |
| Table 14.6   | Analog Pin Specifications.....   | 515 |

|                   |  |     |
|-------------------|--|-----|
| <b>Section 15</b> | <b>D/A Converter</b>                                   |     |
| Table 15.1        | Pin Configuration.....                                 | 518 |
| Table 15.2        | Control of D/A Conversion.....                         | 520 |
| <b>Section 17</b> | <b>Clock Pulse Generator</b>                           |     |
| Table 17.1        | Damping Resistance Value.....                          | 529 |
| Table 17.2        | Crystal Resonator Characteristics.....                 | 529 |
| <b>Section 18</b> | <b>Power-Down Modes</b>                                |     |
| Table 18.1        | Operating States.....                                  | 534 |
| Table 18.2        | Oscillation Settling Time Settings.....                | 545 |
| Table 18.3        | B $\phi$ Pin (PA7) State in Each Processing State..... | 550 |
| <b>Section 20</b> | <b>Electrical Characteristics</b>                      |     |
| Table 20.1        | Absolute Maximum Ratings.....                          | 579 |
| Table 20.2        | DC Characteristics (1).....                            | 580 |
| Table 20.2        | DC Characteristics (2).....                            | 581 |
| Table 20.3        | Permissible Output Currents.....                       | 582 |
| Table 20.4        | Clock Timing.....                                      | 584 |
| Table 20.5        | Control Signal Timing.....                             | 586 |
| Table 20.6        | Bus Timing (1).....                                    | 587 |
| Table 20.6        | Bus Timing (2).....                                    | 589 |
| Table 20.7        | Timing of On-Chip Peripheral Modules.....              | 602 |
| Table 20.8        | A/D Conversion Characteristics.....                    | 605 |
| Table 20.9        | D/A Conversion Characteristics.....                    | 606 |
| <b>Appendix</b>   |  |     |
| Table A.1         | Port States in Each Pin State.....                     | 607 |



# Section 1 Overview

## 1.1 Features

- 32-bit high-speed H8SX CPU  
Upward compatible with the H8/300 CPU, H8/300H CPU, and H8S CPU  
Object programs for those CPUs are executable  
Sixteen 16-bit general registers  
87 basic instructions
- Extensive peripheral functions  
Data transfer controller (DTC)  
16-bit timer pulse unit (TPU)  
Programmable pulse generator (PPG)  
8-bit timer (TMR)  
Watch dog timer (WDT)  
Serial communication interface (SCI) can be used in asynchronous and clocked synchronous mode  
10-bit A/D converter  
8-bit D/A converter  
Clock pulse generator
- On-chip memory


|         | <b>Product Classification</b> | <b>Product Model</b> | <b>ROM</b> | <b>RAM</b> |
|---------|-------------------------------|----------------------|------------|------------|
| ROMless | H8SX/1650                     | R5S61650             | —          | 24 kbytes  |

- General I/O port  
82 input/output ports  
Eight input ports
- Supports power-down modes
- Small package

| <b>Package</b> | <b>Code</b>         | <b>Body Size</b> | <b>Pin Pitch</b> |
|----------------|---------------------|------------------|------------------|
| TQFP-120       | TFP-120 (TFP-120V*) | 14.0 × 14.0 mm   | 0.40 mm          |

Note: \* Pb-free version

## 1.2 Block Diagram



**Figure 1.1 Block Diagram**

# 1.3 Pin Assignments

## 1.3.1 Pin Assignments




Figure 1.2 Pin Assignments

### 1.3.2 Pin Configuration in Each Operating Mode

**Table 1.1 Pin Configuration in Each Operating Mode**

| Pin No. | Operating Mode   |  |
|---------|--|--|
|         | Mode 4   | Mode 5   |
| 1       | PB1/ $\overline{\text{CS1}}$ / $\overline{\text{CS2-B}}$ / $\overline{\text{CS5-A}}$ / $\overline{\text{CS6-B}}$ / $\overline{\text{CS7-B}}$ | PB1/ $\overline{\text{CS1}}$ / $\overline{\text{CS2-B}}$ / $\overline{\text{CS5-A}}$ / $\overline{\text{CS6-B}}$ / $\overline{\text{CS7-B}}$ |
| 2       | PB2/ $\overline{\text{CS2-A}}$ / $\overline{\text{CS6-A}}$   | PB2/ $\overline{\text{CS2-A}}$ / $\overline{\text{CS6-A}}$   |
| 3       | PB3/ $\overline{\text{CS3}}$ / $\overline{\text{CS7-A}}$   | PB3/ $\overline{\text{CS3}}$ / $\overline{\text{CS7-A}}$   |
| 4       | MD2  | MD2  |
| 5       | PF7/A23  | PF7/A23  |
| 6       | PF6/A22  | PF6/A22  |
| 7       | PF5/A21  | PF5/A21  |
| 8       | PF4/A20  | PF4/A20  |
| 9       | PF3/A19  | PF3/A19  |
| 10      | V <sub>ss</sub>  | V <sub>ss</sub>  |
| 11      | PF2/A18  | PF2/A18  |
| 12      | PF1/A17  | PF1/A17  |
| 13      | PF0/A16  | PF0/A16  |
| 14      | PE7/A15  | PE7/A15  |
| 15      | PE6/A14  | PE6/A14  |
| 16      | PE5/A13  | PE5/A13  |
| 17      | V <sub>ss</sub>  | V <sub>ss</sub>  |
| 18      | PE4/A12  | PE4/A12  |
| 19      | V <sub>cc</sub>  | V <sub>cc</sub>  |
| 20      | PE3/A11  | PE3/A11  |
| 21      | PE2/A10  | PE2/A10  |
| 22      | PE1/A9   | PE1/A9   |
| 23      | PE0/A8   | PE0/A8   |
| 24      | PD7/A7   | PD7/A7   |
| 25      | PD6/A6   | PD6/A6   |
| 26      | V <sub>ss</sub>  | V <sub>ss</sub>  |
| 27      | PD5/A5   | PD5/A5   |
| 28      | PD4/A4   | PD4/A4   |
| 29      | PD3/A3   | PD3/A3   |
| 30      | PD2/A2   | PD2/A2   |

## Operating Mode

| Pin No. | Mode 4  | Mode 5  |
|---------|---|---|
| 31      | PD1/A1  | PD1/A1  |
| 32      | PD0/A0  | PD0/A0  |
| 33      | EMLE  | EMLE  |
| 34      | P20/PO0/TIOCA3/TIOCB3/TMRI0/SCK0/ $\overline{\text{IRQ8}}$ -A | P20/PO0/TIOCA3/TIOCB3/TMRI0/SCK0/ $\overline{\text{IRQ8}}$ -A |
| 35      | P21/PO1/TIOCA3/TMCI0/RxD0/ $\overline{\text{IRQ9}}$ -A        | P21/PO1/TIOCA3/TMCI0/RxD0/ $\overline{\text{IRQ9}}$ -A        |
| 36      | P22/PO2/TIOCC3/TMO0/TxD0/ $\overline{\text{IRQ10}}$ -A        | P22/PO2/TIOCC3/TMO0/TxD0/ $\overline{\text{IRQ10}}$ -A        |
| 37      | P23/PO3/TIOCC3/TIOCD3/ $\overline{\text{IRQ11}}$ -A           | P23/PO3/TIOCC3/TIOCD3/ $\overline{\text{IRQ11}}$ -A           |
| 38      | P24/PO4/TIOCA4/TIOCB4/TMRI1/SCK1                              | P24/PO4/TIOCA4/TIOCB4/TMRI1/SCK1                              |
| 39      | P25/PO5/TIOCA4/TMCI1/RxD1                                     | P25/PO5/TIOCA4/TMCI1/RxD1                                     |
| 40      | P26/PO6/TIOCA5/TMO1/TxD1                                      | P26/PO6/TIOCA5/TMO1/TxD1                                      |
| 41      | P27/PO7/TIOCA5/TIOCB5   | P27/PO7/TIOCA5/TIOCB5   |
| 42      | $V_{SS}$  | $V_{SS}$  |
| 43      | P30/PO8/TIOCA0  | P30/PO8/TIOCA0  |
| 44      | $V_{CC}$  | $V_{CC}$  |
| 45      | P31/PO9/TIOCA0/TIOCB0   | P31/PO9/TIOCA0/TIOCB0   |
| 46      | P32/PO10/TIOCC0/TCLKA-A                                       | P32/PO10/TIOCC0/TCLKA-A                                       |
| 47      | P33/PO11/TIOCC0/TIOCD0/TCLKB-A                                | P33/PO11/TIOCC0/TIOCD0/TCLKB-A                                |
| 48      | P34/PO12/TIOCA1   | P34/PO12/TIOCA1   |
| 49      | P35/PO13/TIOCA1/TIOCB1/TCLKC-A                                | P35/PO13/TIOCA1/TIOCB1/TCLKC-A                                |
| 50      | P36/PO14/TIOCA2   | P36/PO14/TIOCA2   |
| 51      | P37/PO15/TIOCA2/TIOCB2/TCLKD-A                                | P37/PO15/TIOCA2/TIOCB2/TCLKD-A                                |
| 52      | NMI   | NMI   |
| 53      | PH0/D0  | PH0/D0  |
| 54      | PH1/D1  | PH1/D1  |
| 55      | PH2/D2  | PH2/D2  |
| 56      | PH3/D3  | PH3/D3  |
| 57      | $V_{SS}$  | $V_{SS}$  |
| 58      | PH4/D4  | PH4/D4  |
| 59      | PH5/D5  | PH5/D5  |
| 60      | PH6/D6  | PH6/D6  |

## Operating Mode

| Pin No. | Mode 4                                      | Mode 5                                      |
|---------|---|---|
| 61      | PH7/D7                                      | PH7/D7                                      |
| 62      | V <sub>cc</sub>                             | V <sub>cc</sub>                             |
| 63      | PI0/D8                                      | PI0/D8                                      |
| 64      | PI1/D9                                      | PI1/D9                                      |
| 65      | PI2/D10                                     | PI2/D10                                     |
| 66      | PI3/D11                                     | PI3/D11                                     |
| 67      | V <sub>ss</sub>                             | V <sub>ss</sub>                             |
| 68      | PI4/D12                                     | PI4/D12                                     |
| 69      | PI5/D13                                     | PI5/D13                                     |
| 70      | PI6/D14                                     | PI6/D14                                     |
| 71      | PI7/D15                                     | PI7/D15                                     |
| 72      | P10/TxD2/ $\overline{\text{IRQ0}}$ -A       | P10/TxD2/ $\overline{\text{IRQ0}}$ -A       |
| 73      | P11/RxD2/ $\overline{\text{IRQ1}}$ -A       | P11/RxD2/ $\overline{\text{IRQ1}}$ -A       |
| 74      | P12/SCK2/ $\overline{\text{IRQ2}}$ -A       | P12/SCK2/ $\overline{\text{IRQ2}}$ -A       |
| 75      | P13/ADTRG0/ $\overline{\text{IRQ3}}$ -A     | P13/ADTRG0/ $\overline{\text{IRQ3}}$ -A     |
| 76      | V <sub>ss</sub>                             | V <sub>ss</sub>                             |
| 77      | $\overline{\text{RES}}$                     | $\overline{\text{RES}}$                     |
| 78      | V <sub>cl</sub>                             | V <sub>cl</sub>                             |
| 79      | P14/ $\overline{\text{IRQ4}}$ -A/TCLKA-B    | P14/ $\overline{\text{IRQ4}}$ -A/TCLKA-B    |
| 80      | P15/ $\overline{\text{IRQ5}}$ -A/TCLKB-B    | P15/ $\overline{\text{IRQ5}}$ -A/TCLKB-B    |
| 81      | $\overline{\text{WDTOVF}}$                  | $\overline{\text{WDTOVF}}$                  |
| 82      | V <sub>ss</sub>                             | V <sub>ss</sub>                             |
| 83      | XTAL  | XTAL  |
| 84      | EXTAL                                       | EXTAL                                       |
| 85      | V <sub>cc</sub>                             | V <sub>cc</sub>                             |
| 86      | P16/ $\overline{\text{IRQ6}}$ -A/TCLKC-B    | P16/ $\overline{\text{IRQ6}}$ -A/TCLKC-B    |
| 87      | P17/ $\overline{\text{IRQ7}}$ -A/TCLKD-B    | P17/ $\overline{\text{IRQ7}}$ -A/TCLKD-B    |
| 88      | $\overline{\text{STBY}}$                    | $\overline{\text{STBY}}$                    |
| 89      | P60/TMRI2/TxD4/ $\overline{\text{IRQ8}}$ -B | P60/TMRI2/TxD4/ $\overline{\text{IRQ8}}$ -B |
| 90      | P61/TMC12/RxD4/ $\overline{\text{IRQ9}}$ -B | P61/TMC12/RxD4/ $\overline{\text{IRQ9}}$ -B |

## Operating Mode

| Pin No. | Mode 4   | Mode 5   |
|---------|--|--|
| 91      | P62/TMO2/SCK4/ $\overline{\text{IRQ10}}$ -B                                      | P62/TMO2/SCK4/ $\overline{\text{IRQ10}}$ -B                                      |
| 92      | PLL <sub>V<sub>cc</sub></sub>  | PLL <sub>V<sub>cc</sub></sub>  |
| 93      | P63/TMRI3/ $\overline{\text{IRQ11}}$ -B  | P63/TMRI3/ $\overline{\text{IRQ11}}$ -B  |
| 94      | PLL <sub>V<sub>ss</sub></sub>  | PLL <sub>V<sub>ss</sub></sub>  |
| 95      | P64/TMCI3  | P64/TMCI3  |
| 96      | P65/TMO3   | P65/TMO3   |
| 97      | MD0  | MD0  |
| 98      | P50/AN0/ $\overline{\text{IRQ0}}$ -B   | P50/AN0/ $\overline{\text{IRQ0}}$ -B   |
| 99      | P51/AN1/ $\overline{\text{IRQ1}}$ -B   | P51/AN1/ $\overline{\text{IRQ1}}$ -B   |
| 100     | P52/AN2/ $\overline{\text{IRQ2}}$ -B   | P52/AN2/ $\overline{\text{IRQ2}}$ -B   |
| 101     | AV <sub>cc</sub>   | AV <sub>cc</sub>   |
| 102     | P53/AN3/ $\overline{\text{IRQ3}}$ -B   | P53/AN3/ $\overline{\text{IRQ3}}$ -B   |
| 103     | AV <sub>ss</sub>   | AV <sub>ss</sub>   |
| 104     | P54/AN4/ $\overline{\text{IRQ4}}$ -B   | P54/AN4/ $\overline{\text{IRQ4}}$ -B   |
| 105     | Vref   | Vref   |
| 106     | P55/AN5/ $\overline{\text{IRQ5}}$ -B   | P55/AN5/ $\overline{\text{IRQ5}}$ -B   |
| 107     | P56/AN6/DA0/ $\overline{\text{IRQ6}}$ -B   | P56/AN6/DA0/ $\overline{\text{IRQ6}}$ -B   |
| 108     | P57/AN7/DA1/ $\overline{\text{IRQ7}}$ -B   | P57/AN7/DA1/ $\overline{\text{IRQ7}}$ -B   |
| 109     | MD1  | MD1  |
| 110     | PA0/BREQ/ $\overline{\text{BS}}$ -A  | PA0/BREQ/ $\overline{\text{BS}}$ -A  |
| 111     | PA1/ $\overline{\text{BACK}}$ /(RD/ $\overline{\text{WR}}$ )                     | PA1/ $\overline{\text{BACK}}$ /(RD/ $\overline{\text{WR}}$ )                     |
| 112     | PA2/BREQ/ $\overline{\text{WAIT}}$   | PA2/BREQ/ $\overline{\text{WAIT}}$   |
| 113     | PA3/LLWR/LLB   | PA3/LLWR/LLB   |
| 114     | PA4/LHWR/LUB   | PA4/LHWR/LUB   |
| 115     | PA5/ $\overline{\text{RD}}$  | PA5/ $\overline{\text{RD}}$  |
| 116     | PA6/ $\overline{\text{AS}}$ / $\overline{\text{AH}}$ / $\overline{\text{BS}}$ -B | PA6/ $\overline{\text{AS}}$ / $\overline{\text{AH}}$ / $\overline{\text{BS}}$ -B |
| 117     | V <sub>ss</sub>  | V <sub>ss</sub>  |
| 118     | PA7/B $\phi$   | PA7/B $\phi$   |
| 119     | V <sub>cc</sub>  | V <sub>cc</sub>  |
| 120     | PB0/CS0/CS4/CS5-B  | PB0/CS0/CS4/CS5-B  |

### 1.3.3 Pin Functions

**Table 1.2 Pin Functions**

| Classification         | Abbreviation      | Pin No.<br>(TFP-120)                         | I/O    | Description  |
|------------------------|-------------------|--|--------|--|
| Power supply           | $V_{cc}$          | 19, 44, 62,<br>85, 119                       | Input  | Power supply pins. Connect to the system power supply.   |
|                        | $V_{cl}$          | 78   | Input  | Connect to $V_{ss}$ via a 0.1-uF capacitor (place it close to this pin).   |
|                        | $V_{ss}$          | 10, 17, 26,<br>42, 57, 67,<br>76, 82,<br>117 | Input  | Ground pins. Connect to the system power supply (0 V).   |
|                        | $PLL_{V_{cc}}$    | 92   | Input  | Power supply pin for the PLL circuits.   |
|                        | $PLL_{V_{ss}}$    | 94   | Input  | Ground pin for the PLL circuits.   |
| Clock                  | XTAL              | 83   | Input  | Pins for a crystal resonator. External clock can be input to the EXTAL pin. For a connection example, see section 17, Clock Pulse Generator. |
|                        | EXTAL             | 84   | Input  |  |
|                        | $B\phi$           | 118  | Output | Outputs the system clock for external devices.   |
| Operating mode control | MD2               | 4  | Input  | Pins for setting the operating mode. The signal levels of these pins must not be changed during operation.                                   |
|                        | MD1               | 109  |        |  |
|                        | MD0               | 97   |        |  |
| System control         | $\overline{RES}$  | 77   | Input  | Reset signal input pin. This LSI enters the reset state when this signal goes low.   |
|                        | $\overline{STBY}$ | 88   | Input  | This LSI enters hardware standby mode when this signal goes low.   |
|                        | EMLE              | 33   | Input  | Input pin for on-chip emulator enable signal. Normally the signal level should be fixed low.   |

| Classification | Abbreviation              | Pin No.<br>(TFP-120) | I/O              | Description   |
|----------------|---------------------------|----------------------|------------------|---|
| Address bus    | A23                       | 5                    | Output           | Output pins for the addresses.  |
|                | A22                       | 6                    |                  |   |
|                | A21                       | 7                    |                  |   |
|                | A20                       | 8                    |                  |   |
|                | A19                       | 9                    |                  |   |
|                | A18                       | 11                   |                  |   |
|                | A17                       | 12                   |                  |   |
|                | A16                       | 13                   |                  |   |
|                | A15                       | 14                   |                  |   |
|                | A14                       | 15                   |                  |   |
|                | A13                       | 16                   |                  |   |
|                | A12                       | 18                   |                  |   |
|                | A11                       | 20                   |                  |   |
|                | A10                       | 21                   |                  |   |
|                | A9                        | 22                   |                  |   |
|                | A8                        | 23                   |                  |   |
|                | A7                        | 24                   |                  |   |
|                | A6                        | 25                   |                  |   |
|                | A5                        | 27                   |                  |   |
|                | A4                        | 28                   |                  |   |
| A3             | 29                        |                      |                  |   |
| A2             | 30                        |                      |                  |   |
| A1             | 31                        |                      |                  |   |
| A0             | 32                        |                      |                  |   |
| Data bus       | D15                       | 71                   | Input/<br>output | Bidirectional data bus. These pins also output addresses when accessing the address/data multiplexed I/O interface space. |
|                | D14                       | 70                   |                  |   |
|                | D13                       | 69                   |                  |   |
|                | D12                       | 68                   |                  |   |
|                | D11                       | 66                   |                  |   |
|                | D10                       | 65                   |                  |   |
|                | D9                        | 64                   |                  |   |
|                | D8                        | 63                   |                  |   |
|                | D7                        | 61                   |                  |   |
|                | D6                        | 60                   |                  |   |
|                | D5                        | 59                   |                  |   |
|                | D4                        | 58                   |                  |   |
|                | D3                        | 56                   |                  |   |
|                | D2                        | 55                   |                  |   |
|                | D1                        | 54                   |                  |   |
| D0             | 53                        |                      |                  |   |
| Bus control    | BREQ                      | 112                  | Input            | External bus masters request the bus by this signal.  |
|                | $\overline{\text{BREQO}}$ | 110                  | Output           | The internal bus masters request the bus to access the external space in the external bus released state.                 |

| Classification                  | Abbreviation                     | Pin No.<br>(TFP-120) | I/O   | Description  |
|---------------------------------|----------------------------------|----------------------|---|--|
| Bus control                     | $\overline{\text{BACK}}$         | 111                  | Output  | Bus acknowledge signal which indicates that the bus has been released.   |
|                                 | $\overline{\text{BS-A/BS-B}}$    | 110/116              | Output  | Indicates the start of a bus cycle.  |
|                                 | $\overline{\text{AS}}$           | 116                  | Output  | Strobe signal which indicates that the output address on the address bus is valid when accessing the basic bus interface or byte control SRAM interface space. |
|                                 | $\overline{\text{AH}}$           | 116                  | Output  | This signal is used to hold the address when accessing the address/data multiplexed I/O interface space.   |
|                                 | $\overline{\text{RD}}$           | 115                  | Output  | Indicates that the basic bus interface space is being read from.   |
|                                 | $\text{RD}/\overline{\text{WR}}$ | 111                  | Output  | Indicates the direction (input/output) of the data bus.  |
|                                 | $\overline{\text{LHWR}}$         | 114                  | Output  | Strobe signal which indicates that the upper byte (D15 to D8) is valid when accessing the basic bus interface space.   |
|                                 | $\overline{\text{LLWR}}$         | 113                  | Output  | Strobe signal which indicates that the lower byte (D7 to D0) is valid when accessing the basic bus interface space.  |
|                                 | $\overline{\text{LUB}}$          | 114                  | Output  | Strobe signal which indicates that the upper byte (D15 to D8) is valid when accessing the byte control SRAM interface space.                                   |
|                                 | $\overline{\text{LLB}}$          | 113                  | Output  | Strobe signal which indicates that the lower byte (D7 to D0) is valid when accessing the byte control SRAM interface space.                                    |
|                                 | $\overline{\text{CS0}}$          | 120                  | Output  | Select signals for areas 7 to 0.   |
|                                 | $\overline{\text{CS1}}$          | 1                    |   |  |
|                                 | $\overline{\text{CS2-A/CS2-B}}$  | 2/1                  |   |  |
|                                 | $\overline{\text{CS3}}$          | 3                    |   |  |
|                                 | $\overline{\text{CS4}}$          | 120                  |   |  |
|                                 | $\overline{\text{CS5-A/CS5-B}}$  | 1/120                |   |  |
| $\overline{\text{CS6-A/CS6-B}}$ | 2/1                              |                      |   |  |
| $\overline{\text{CS7-A/CS7-B}}$ | 3/1                              |                      |   |  |
| $\overline{\text{WAIT}}$        | 112                              | Input                | Requests wait cycles when accessing the external space. |  |

| Classification                                      | Abbreviation  | Pin No.<br>(TFP-120) | I/O              | Description  |
|---|---|----------------------|------------------|--|
| Interrupt   | NMI   | 52                   | Input            | Non-maskable interrupt request signal. When this pin is not in use, this signal must be fixed high.            |
|   | $\overline{\text{IRQ11-A}}/\overline{\text{IRQ11-B}}$ | 37/93                | Input            | Maskable interrupt request signal.   |
|   | $\overline{\text{IRQ10-A}}/\overline{\text{IRQ10-B}}$ | 36/91                |                  |  |
|   | $\overline{\text{IRQ9-A}}/\overline{\text{IRQ9-B}}$   | 35/90                |                  |  |
|   | $\overline{\text{IRQ8-A}}/\overline{\text{IRQ8-B}}$   | 34/89                |                  |  |
|   | $\overline{\text{IRQ7-A}}/\overline{\text{IRQ7-B}}$   | 87/108               |                  |  |
|   | $\overline{\text{IRQ6-A}}/\overline{\text{IRQ6-B}}$   | 86/107               |                  |  |
|   | $\overline{\text{IRQ5-A}}/\overline{\text{IRQ5-B}}$   | 80/106               |                  |  |
|   | $\overline{\text{IRQ4-A}}/\overline{\text{IRQ4-B}}$   | 79/104               |                  |  |
|   | $\overline{\text{IRQ3-A}}/\overline{\text{IRQ3-B}}$   | 75/102               |                  |  |
|   | $\overline{\text{IRQ2-A}}/\overline{\text{IRQ2-B}}$   | 74/100               |                  |  |
|   | $\overline{\text{IRQ1-A}}/\overline{\text{IRQ1-B}}$   | 73/99                |                  |  |
| $\overline{\text{IRQ0-A}}/\overline{\text{IRQ0-B}}$ | 72/98   |                      |                  |  |
| 16-bit timer pulse unit (TPU)                       | TCLKA-A/TCLKA-B                                       | 46/79                | Input            | Input pins for the external clocks.  |
|   | TCLKB-A/TCLKB-B                                       | 47/80                |                  |  |
|   | TCLKC-A/TCLKC-B                                       | 49/86                |                  |  |
|   | TCLKD-A/TCLKD-B                                       | 51/87                |                  |  |
|   | TIOCA0  | 43, 45               | Input/<br>output | Signals for TGRA_0 to TGRD_0. These are used for the input capture inputs/output compare outputs/PWM outputs.  |
|   | TIOCB0  | 45                   |                  |  |
|   | TIOCC0  | 46, 47               |                  |  |
|   | TIOCD0  | 47                   |                  |  |
|   | TIOCA1  | 48, 49               | Input/<br>output | Signals for TGRA_1 and TGRB_1. These are used for the input capture inputs/output compare outputs/PWM outputs. |
|   | TIOCB1  | 49                   |                  |  |
|   | TIOCA2  | 50, 51               | Input/<br>output | Signals for TGRA_2 and TGRB_2. These are used for the input capture inputs/output compare outputs/PWM outputs. |
|   | TIOCB2  | 51                   |                  |  |
|   | TIOCA3  | 34, 35               | Input/<br>output | Signals for TGRA_3 to TGRD_3. These are used for the input capture inputs/output compare outputs/PWM outputs.  |
|   | TIOCB3  | 34                   |                  |  |
|   | TIOCC3  | 36, 37               |                  |  |
|   | TIOCD3  | 37                   |                  |  |
|   | TIOCA4  | 38, 39               | Input/<br>output | Signals for TGRA_4 and TGRB_4. These are used for the input capture inputs/output compare outputs/PWM outputs. |
|   | TIOCB4  | 38                   |                  |  |
|   | TIOCA5  | 40, 41               | Input/<br>output | Signals for TGRA_5 and TGRB_5. These are used for the input capture inputs/output compare outputs/PWM outputs. |
|   | TIOCB5  | 41                   |                  |  |

| Classification                       | Abbreviation         | Pin No.<br>(TFP-120) | I/O              | Description  |
|--------------------------------------|----------------------|----------------------|------------------|--|
| Programmable pulse generator (PPG)   | PO15                 | 51                   | Output           | Output pins for the pulse signals.                               |
|                                      | PO14                 | 50                   |                  |  |
|                                      | PO13                 | 49                   |                  |  |
|                                      | PO12                 | 48                   |                  |  |
|                                      | PO11                 | 47                   |                  |  |
|                                      | PO10                 | 46                   |                  |  |
|                                      | PO9                  | 45                   |                  |  |
|                                      | PO8                  | 43                   |                  |  |
|                                      | PO7                  | 41                   |                  |  |
|                                      | PO6                  | 40                   |                  |  |
|                                      | PO5                  | 39                   |                  |  |
|                                      | PO4                  | 38                   |                  |  |
|                                      | PO3                  | 37                   |                  |  |
|                                      | PO2                  | 36                   |                  |  |
|                                      | PO1                  | 35                   |                  |  |
| PO0                                  | 34                   |                      |                  |  |
| 8-bit timer (TMR)                    | TMO0                 | 36                   | Output           | Output pins for the compare match signals.                       |
|                                      | TMO1                 | 40                   |                  |  |
|                                      | TMO2                 | 91                   |                  |  |
|                                      | TMO3                 | 96                   |                  |  |
|                                      | TMCI0                | 35                   | Input            | Input pins for the external clock signals used for the counters. |
|                                      | TMCI1                | 39                   |                  |  |
|                                      | TMCI2                | 90                   |                  |  |
|                                      | TMCI3                | 95                   |                  |  |
|                                      | TMRI0                | 34                   | Input            | Input pins for the counter reset signals.                        |
|                                      | TMRI1                | 38                   |                  |  |
|                                      | TMRI2                | 89                   |                  |  |
|                                      | TMRI3                | 93                   |                  |  |
|                                      | Watchdog timer (WDT) | WDTOVF               | 81               | Output   |
| Serial communication interface (SCI) | TxD0                 | 36                   | Output           | Output pins for transmit data.                                   |
|                                      | TxD1                 | 40                   |                  |  |
|                                      | TxD2                 | 72                   |                  |  |
|                                      | TxD4                 | 89                   |                  |  |
|                                      | RxD0                 | 35                   | Input            | Input pins for receive data.                                     |
|                                      | RxD1                 | 39                   |                  |  |
|                                      | RxD2                 | 73                   |                  |  |
|                                      | RxD4                 | 90                   |                  |  |
|                                      | SCK0                 | 34                   | Input/<br>output | Input/output pins for clock signals.                             |
|                                      | SCK1                 | 38                   |                  |  |
|                                      | SCK2                 | 74                   |                  |  |
|                                      | SCK4                 | 91                   |                  |  |

| Classification                  | Abbreviation | Pin No.<br>(TFP-120) | I/O              | Description  |
|---------------------------------|--------------|----------------------|------------------|--|
| A/D converter                   | AN7          | 108                  | Input            | Input pins for the analog signals for the A/D converter.   |
|                                 | AN6          | 107                  |                  |  |
|                                 | AN5          | 106                  |                  |  |
|                                 | AN4          | 104                  |                  |  |
|                                 | AN3          | 102                  |                  |  |
|                                 | AN2          | 100                  |                  |  |
|                                 | AN1          | 99                   |                  |  |
|                                 | AN0          | 98                   |                  |  |
|                                 | ADTRG0       | 75                   | Input            | Input pin for the external trigger signal to start A/D conversion.   |
| D/A converter                   | DA1          | 108                  | Output           | Output pins for the analog signals for the D/A converter.  |
|                                 | DA0          | 107                  |                  |  |
| A/D converter,<br>D/A converter | $AV_{CC}$    | 101                  | Input            | Analog power supply pin for the A/D and D/A converters. When the A/D and D/A converters are not in use, connect to the system power supply.    |
|                                 | $AV_{SS}$    | 103                  | Input            | Ground pin for the A/D and D/A converters. Connect to the system power supply (0 V).   |
|                                 | Vref         | 105                  | Input            | Reference power supply pin for the A/D and D/A converters. When the A/D and D/A converters are not in use, connect to the system power supply. |
| I/O port                        | P17          | 87                   | Input/<br>output | 8-bit input/output pins.   |
|                                 | P16          | 86                   |                  |  |
|                                 | P15          | 80                   |                  |  |
|                                 | P14          | 79                   |                  |  |
|                                 | P13          | 75                   |                  |  |
|                                 | P12          | 74                   |                  |  |
|                                 | P11          | 73                   |                  |  |
|                                 | P10          | 72                   |                  |  |
|                                 | P27          | 41                   | Input/<br>output | 8-bit input/output pins.   |
|                                 | P26          | 40                   |                  |  |
|                                 | P25          | 39                   |                  |  |
|                                 | P24          | 38                   |                  |  |
|                                 | P23          | 37                   |                  |  |
|                                 | P22          | 36                   |                  |  |
|                                 | P21          | 35                   |                  |  |
|                                 | P20          | 34                   |                  |  |

| Classification | Abbreviation | Pin No.<br>(TFP-120) | I/O              | Description              |
|----------------|--------------|----------------------|------------------|--------------------------|
| I/O port       | P37          | 51                   | Input/<br>output | 8-bit input/output pins. |
|                | P36          | 50                   |                  |                          |
|                | P35          | 49                   |                  |                          |
|                | P34          | 48                   |                  |                          |
|                | P33          | 47                   |                  |                          |
|                | P32          | 46                   |                  |                          |
|                | P31          | 45                   |                  |                          |
|                | P30          | 43                   |                  |                          |
|                | P57          | 108                  | Input            | 8-bit input/output pins. |
|                | P56          | 107                  |                  |                          |
|                | P55          | 106                  |                  |                          |
|                | P54          | 104                  |                  |                          |
|                | P53          | 102                  |                  |                          |
|                | P52          | 100                  |                  |                          |
|                | P51          | 99                   |                  |                          |
|                | P50          | 98                   |                  |                          |
|                | P65          | 96                   | Input/<br>output | 6-bit input/output pins. |
|                | P64          | 95                   |                  |                          |
|                | P63          | 93                   |                  |                          |
|                | P62          | 91                   |                  |                          |
|                | P61          | 90                   |                  |                          |
|                | P60          | 89                   |                  |                          |
|                | PA7          | 118                  | Input            | Input-only pin           |
|                | PA6          | 116                  | Input/<br>output | 7-bit input/output pins. |
|                | PA5          | 115                  |                  |                          |
|                | PA4          | 114                  |                  |                          |
|                | PA3          | 113                  |                  |                          |
|                | PA2          | 112                  |                  |                          |
|                | PA1          | 111                  |                  |                          |
|                | PA0          | 110                  |                  |                          |
|                | PB3          | 3                    | Input/<br>output | 4-bit input/output pins. |
|                | PB2          | 2                    |                  |                          |
|                | PB1          | 1                    |                  |                          |
|                | PB0          | 120                  |                  |                          |
|                | PD7          | 24                   | Input/<br>output | 8-bit input/output pins. |
|                | PD6          | 25                   |                  |                          |
|                | PD5          | 27                   |                  |                          |
|                | PD4          | 28                   |                  |                          |
|                | PD3          | 29                   |                  |                          |
|                | PD2          | 30                   |                  |                          |
|                | PD1          | 31                   |                  |                          |
|                | PD0          | 32                   |                  |                          |

| Classification | Abbreviation | Pin No.<br>(TFP-120) | I/O                      | Description              |
|----------------|--------------|----------------------|--------------------------|--------------------------|
| I/O port       | PE7          | 14                   | Input/<br>output         | 8-bit input/output pins. |
|                | PE6          | 15                   |                          |                          |
|                | PE5          | 16                   |                          |                          |
|                | PE4          | 18                   |                          |                          |
|                | PE3          | 20                   |                          |                          |
|                | PE2          | 21                   |                          |                          |
|                | PE1          | 22                   |                          |                          |
|                | PE0          | 23                   |                          |                          |
|                | PF7          | 5                    | Input/<br>output         | 8-bit input/output pins. |
|                | PF6          | 6                    |                          |                          |
|                | PF5          | 7                    |                          |                          |
|                | PF4          | 8                    |                          |                          |
|                | PF3          | 9                    |                          |                          |
|                | PF2          | 11                   |                          |                          |
|                | PF1          | 12                   |                          |                          |
|                | PF0          | 13                   |                          |                          |
|                | PH7          | 61                   | Input/<br>output         | 8-bit input/output pins. |
|                | PH6          | 60                   |                          |                          |
|                | PH5          | 59                   |                          |                          |
|                | PH4          | 58                   |                          |                          |
|                | PH3          | 56                   |                          |                          |
| PH2            | 55           |                      |                          |                          |
| PH1            | 54           |                      |                          |                          |
| PH0            | 53           |                      |                          |                          |
| PI7            | 71           | Input/<br>output     | 8-bit input/output pins. |                          |
| PI6            | 70           |                      |                          |                          |
| PI5            | 69           |                      |                          |                          |
| PI4            | 68           |                      |                          |                          |
| PI3            | 66           |                      |                          |                          |
| PI2            | 65           |                      |                          |                          |
| PI1            | 64           |                      |                          |                          |
| PI0            | 63           |                      |                          |                          |



# Section 2 CPU

The H8SX CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300, H8/300H, and H8S CPUs. The H8SX CPU has sixteen 16-bit general registers, can handle a 4-Gbyte linear address space, and is ideal for a realtime control system.

## 2.1 Features

- Upward-compatible with H8/300, H8/300H, and H8S CPUs  
Can execute these CPU's object programs
- General-register architecture  
Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- 87 basic instructions  
8/16/32-bit arithmetic and logic instructions  
Multiply and divide instructions  
Bit field transfer instructions  
Powerful bit-manipulation instructions  
Bit condition branch instructions  
Multiply-and-accumulate instruction
- Eleven addressing modes  
Register direct [Rn]  
Register indirect [@ERn]  
Register indirect with displacement [@(d:2,ERn), @(d:16,ERn), or @(d:32,ERn)]  
Index register indirect with displacement [@(d:16,RnL.B), @(d:32,RnL.B), @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)]  
Register indirect with post-/pre-increment or post-/pre-decrement  
[@+ERn/@-ERn/@ERn+/@ERn-]  
Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]  
Immediate [#xx:3, #xx:4, #xx:8, #xx:16, or #xx:32]  
Program-counter relative [@(d:8,PC) or @(d:16,PC)]  
Program-counter relative with index register [@(RnL.B,PC), @(Rn.W,PC), or @(ERn.L,PC)]  
Memory indirect [@@aa:8]  
Extended memory indirect [@@vec:7]
- Two base registers  
Vector base register  
Short address base register


- 4-Gbyte address space
  - Program: 4 Gbytes
  - Data: 4 Gbytes
- High-speed operation
  - All frequently-used instructions execute in one or two states
  - 8/16/32-bit register-register add/subtract: 1 state
  - 8 × 8-bit register-register multiply: 1 state
  - 16 ÷ 8-bit register-register divide: 10 states
  - 16 × 16-bit register-register multiply: 1 state
  - 32 ÷ 16-bit register-register divide: 18 states
  - 32 × 32-bit register-register multiply: 5 states
  - 32 ÷ 32-bit register-register divide: 18 states
- Four CPU operating modes
  - Normal mode
  - Middle mode
  - Advanced mode
  - Maximum mode
- Power-down modes
  - Transition is made by execution of SLEEP instruction
  - Choice of CPU operating clocks

Notes: 1. Advanced mode is only supported as the CPU operating mode of the H8SX/1650 Group. Normal, middle, and maximum modes are not supported.

2. The multiplier and divider are supported by the H8SX/1650 Group.

## 2.2 CPU Operating Modes

The H8SX CPU has four operating modes: normal, middle, advanced, and maximum modes. As for selecting the mode, see section 3.1, Operating Mode Selection.



**Figure 2.1 CPU Operating Modes**

### 2.2.1 Normal Mode


In normal mode, the exception handling vector table and stack have the same structure as in the H8/300 CPU.

Note This LSI does not support this mode.

- **Address Space**  
A maximum address space of 64 kbytes can be accessed.
- **Extended Registers (En)**  
The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (Rn) is used as an address register. If the general register Rn is referenced in the register indirect addressing mode with pre-/post-increment or decrement and a carry or borrow occurs, however, the value in the corresponding extended register will be affected.
- **Instruction Set**  
All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.

- Exception Handling Vector Table and Memory Indirect Branch Addresses

In normal mode, the top area starting at H'0000 is allocated to the exception handling vector table. One branch address is stored per 16 bits. The structure of the exception handling vector table is shown in figure 2.2.




**Figure 2.2 Exception Handling Vector Table (Normal Mode)**

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressing modes are used in the JMP and JSR instructions. An 8-bit absolute address included in the instruction code specifies a memory location. Execution branches to the address contained in the memory location.

- Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an exception handling branch are shown in figure 2.3. The PC contents are saved or restored in 16-bit units.



**Figure 2.3 Stack Structure in Normal Mode**

## 2.2.2 Middle Mode

The program area in middle mode is extended to 16 Mbytes as compared with that in normal mode.

- Address Space

A maximum address space of 16 Mbytes can be accessed in a total of the program and data areas. For individual areas, up to 16 Mbytes of the program area and up to 64 kbytes of the data area can be allocated.

- Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register (in other than the JMP and JSR instructions), it can contain any value even when the corresponding general register (Rn) is used as an address register. If the general register Rn is referenced in the register indirect addressing mode with pre-/post-increment or decrement and a carry or borrow occurs, however, the value in the corresponding extended register will be affected.

- Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid and the upper eight bits are sign-extended.

- Exception Handling Vector Table and Memory Indirect Branch Addresses

In middle mode, the top area starting at H'000000 is allocated to the exception handling vector table in 32-bit units. In each 32 bits, the upper eight bits are ignored and one branch address is stored in the lower 24 bits. The structure of the exception handling vector table is shown in figure 2.4.

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressing modes are used in the JMP and JSR instructions. An 8-bit absolute address included in the instruction code specifies a memory location. Execution branches to the contents of the memory location.

In middle mode, an operand is a 32-bit (longword) operand, providing a 32-bit branch address. The upper eight bits are reserved and assumed to be H'00.


- Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an exception handling branch are shown in figure 2.5. The PC contents are saved or restored in 24-bit units.

### 2.2.3 Advanced Mode

The data area in advanced mode is extended to 4 Gbytes as compared with that in middle mode.

- **Address Space**  
A maximum address space of 4 Gbytes can be linearly accessed. For individual areas, up to 16 Mbytes of the program area and up to 4 Gbytes of the data area can be allocated.
- **Extended Registers (En)**  
The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers or address registers.
- **Instruction Set**  
All instructions and addressing modes can be used.
- **Exception Handling Vector Table and Memory Indirect Branch Addresses**  
In advanced mode, the top area starting at H'00000000 is allocated to the exception handling vector table in 32-bit units. In each 32 bits, the upper eight bits are ignored and one branch address is stored in the lower 24 bits. The structure of the exception handling vector table is shown in figure 2.4.




**Figure 2.4 Exception Handling Vector Table (Middle and Advanced Modes)**

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressing modes are used in the JMP and JSR instructions. An 8-bit absolute address included in the instruction code specifies a memory location. Execution branches to the contents of the memory location.

In advanced mode, an operand is a 32-bit (longword) operand, providing a 32-bit branch address. The upper eight bits are reserved and assumed to be H'00.

- Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an exception handling branch are shown in figure 2.5. The PC contents are saved or restored in 24-bit units.



**Figure 2.5 Stack Structure in Middle and Advanced Modes**

### 2.2.4 Maximum Mode

The program area in maximum mode is extended to 4 Gbytes as compared with that in advanced mode.

- Address Space

A maximum address space of 4 Gbytes can be linearly accessed.

- Extended Registers (En)


The extended registers (E0 to E7) can be used as 16-bit registers or as the upper 16-bit segments of 32-bit registers or address registers.

- Instruction Set

All instructions and addressing modes can be used.

- Exception Handling Vector Table and Memory Indirect Branch Addresses

In maximum mode, the top area starting at H'00000000 is allocated to the exception handling vector table in 32-bit units. One branch address is stored in 32 bits. The structure of the exception handling vector table is shown in figure 2.6.




**Figure 2.6 Exception Handling Vector Table (Maximum Modes)**

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressing modes are used in the JMP and JSR instructions. An 8-bit absolute address included in the instruction code specifies a memory location. Execution branches to the contents of the memory location.

In maximum mode, an operand is a 32-bit (longword) operand, providing a 32-bit branch address.

- Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an exception handling branch are shown in figure 2.7. The PC contents are saved or restored in 32-bit units. The EXR contents are saved or restored regardless of whether or not EXR is in use.



**Figure 2.7 Stack Structure in Maximum Mode**

## 2.3 Instruction Fetch

The H8SX CPU has two modes for instruction fetch: 16-bit and 32-bit modes. It is recommended that the mode should be set according to the bus width of the memory in which the program is stored.

The instruction-fetch mode setting does not affect operation other than instruction fetch such as data accesses. The FETCHMD bit in SYSCR selects one of the two modes. For details, see section 3.2.2, System Control Register (SYSCR).

## 2.4 Address Space

Figure 2.8 shows a memory map of the H8SX CPU. The address space differs depending on the operating mode.




Figure 2.8 Memory Map

## 2.5 Registers

The H8SX CPU has the internal registers shown in figure 2.9. There are two types of registers: general registers and control registers. The control registers are the 32-bit program counter (PC), 8-bit extended control register (EXR), 8-bit condition-code register (CCR), 32-bit vector base register (VBR), 32-bit short address base register (SBR), and 64-bit multiply-accumulate register (MAC).




Figure 2.9 CPU Registers

## 2.5.1 General Registers

The H8SX CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.10 illustrates the usage of the general registers.


When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers are divided into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers are divided into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.


The general registers ER (ER0 to ER7), R (R0 to R7), and RL (R0L to R7L) are also used as index registers. The size in the operand field determines which register is selected.

The usage of each register can be selected independently.



**Figure 2.10 Usage of General Registers**

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.11 shows the stack.



**Figure 2.11 Stack**

### 2.5.2 Program Counter (PC)

PC is a 32-bit counter that indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is two bytes (one word) or a multiple of two bytes, so the least significant PC bit is ignored. When an instruction is fetched, the least significant PC bit is regarded as 0.

### 2.5.3 Condition-Code Register (CCR)

CCR is an 8-bit register that contains internal CPU status information, including an interrupt mask (I) and user (UI, U) bits and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | I        | 1             | R/W | Interrupt Mask Bit<br>Masks interrupts when set to 1. This bit is set to 1 at the start of an exception-handling sequence.  |
| 6   | UI       | Undefined     | R/W | User Bit or Interrupt Mask Bit<br>Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt mask bit. |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 5   | H        | Undefined     | R/W | <p>Half-Carry Flag</p> <p>When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.</p> |
| 4   | U        | Undefined     | R/W | <p>User Bit</p> <p>Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.</p>  |
| 3   | N        | Undefined     | R/W | <p>Negative Flag</p> <p>Stores the value of the most significant bit (regarded as sign bit) of data.</p>  |
| 2   | Z        | Undefined     | R/W | <p>Zero Flag</p> <p>Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.</p>   |
| 1   | V        | Undefined     | R/W | <p>Overflow Flag</p> <p>Set to 1 when an arithmetic overflow occurs, and cleared to 0 otherwise.</p>  |
| 0   | C        | Undefined     | R/W | <p>Carry Flag</p> <p>Set to 1 when a carry occurs, and cleared to 0 otherwise. A carry flag indicates the following:</p> <ul style="list-style-type: none"> <li>• A carry by an add instruction</li> <li>• A borrow by a subtract instruction</li> <li>• A carry by a shift or rotate instruction</li> </ul> <p>The carry flag is also used as a bit accumulator by bit manipulation instructions.</p>  |

#### 2.5.4 Extended Control Register (EXR)

EXR is an 8-bit register that contains the trace bit (T) and three interrupt mask bits (I2 to I0).

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XORC instructions.

For details, see section 4, Exception Handling.

| Bit    | Bit Name | Initial Value | R/W | Description  |
|--------|----------|---------------|-----|--|
| 7      | T        | 0             | R/W | Trace Bit<br>Selects trace mode. When this bit is cleared to 0, instructions are executed in sequence. When this bit is set to 1, a trace exception is generated each time an instruction is executed. |
| 6 to 3 | —        | All 1         | R/W | Reserved<br>These bits are always read as 1. The write value should always be 1.   |
| 2      | I2       | 1             | R/W | Interrupt Mask Bits  |
| 1      | I1       | 1             | R/W | These bits designate the interrupt mask level (0 to 7).  |
| 0      | I0       | 1             | R/W |  |

#### 2.5.5 Vector Base Register (VBR)

VBR is a 32-bit register that has the valid upper 20 bits. The lower 12 bits of this register are read as 0s. This register value is a base address of the vector area for exception handling other than a reset and a CPU address error (extended memory indirect is also out of the target). The initial value is H'00000000.

#### 2.5.6 Short Address Base Register (SBR)

SBR is a 32-bit register that has the valid upper 24 bits. The lower eight bits are read as 0s. In 8-bit absolute addressing mode (@aa:8), this register is used as the upper address. The initial value is H'FFFFFFF0.

## 2.5.7 Multiply-Accumulate Register (MAC)

MAC is a 64-bit register that stores the results of multiply-and-accumulate operations. It consists of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are valid; the upper bits are sign-extended.

## 2.5.8 Initial Register Values


Reset exception handling loads the start address from the vector table into the PC contents, clears the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits, MAC and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized using an MOV.L instruction executed immediately after a reset.

## 2.6 Data Formats

The H8SX CPU can process 1-bit, 4-bit BCD, 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit  $n$  ( $n = 0, 1, 2, \dots, 7$ ) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

### 2.6.1 General Register Data Formats

Figure 2.12 shows the data formats in general registers.



**Figure 2.12 General Register Data Formats**


## 2.6.2 Memory Data Formats

Figure 2.13 shows the data formats in memory.

The H8SX CPU can access word data and longword data which are stored at any addresses in memory. When word data begin at an odd address or longword data begin at an address other than a multiple of 4, a bus cycle is divided into two or more accesses. For example, when longword data begins at an odd address, the bus cycle is divided into byte, word, and byte accesses. In this case, these accesses are assumed to be individual bus cycles.

However, instructions to be fetched, word and longword data to be accessed during execution of the stack manipulation, block transfer instructions, and MAC instruction should be located to even addresses.

When the stack pointer (ER7) is used as an address register to access the stack, the operand size should be word size or longword size.



**Figure 2.13 Memory Data Formats**

## 2.7 Instruction Set

The H8SX CPU has 87 types of instructions. The instructions are classified by function as shown in table 2.1.

**Table 2.1 Instruction Classification**

| Function              | Instructions  | Size              | Types |
|-----------------------|---|-------------------|-------|
| Data transfer         | MOV   | B/W/L             | 6     |
|                       | MOVFPE* <sup>6</sup> , MOVTPPE* <sup>6</sup>                                      | B                 |       |
|                       | POP, PUSH* <sup>1</sup>   | W/L               |       |
|                       | LDM, STM  | L                 |       |
|                       | MOVA  | B/W* <sup>2</sup> |       |
| Block transfer        | EEPMOV  | B                 | 3     |
|                       | MOVMD   | B/W/L             |       |
|                       | MOVSD   | B                 |       |
| Arithmetic operations | ADD, ADDX, SUB, SUBX, CMP, NEG, INC, DEC  | B/W/L             | 27    |
|                       | DAA, DAS  | B                 |       |
|                       | ADDS, SUBS  | L                 |       |
|                       | MULXU, DIVXU, MULXS, DIVXS  | B/W               |       |
|                       | MULU, DIVU, MULS, DIVS  | W/L               |       |
|                       | MULU/U, MULS/U  | L                 |       |
|                       | EXTU, EXTS  | W/L               |       |
|                       | TAS   | B                 |       |
|                       | MAC   | —                 |       |
|                       | LDMAC, STMAC  | —                 |       |
|                       | CLRMAC  | —                 |       |
| Logic operations      | AND, OR, XOR, NOT   | B/W/L             | 4     |
| Shift                 | SHLL, SHLR, SHAL, SHAR, ROTL, ROTR, ROTXL, ROTXR                                  | B/W/L             | 8     |
| Bit manipulation      | BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST | B                 | 20    |
|                       | BSET/EQ, BSET/NE, BCLR/EQ, BCLR/NE, BSTZ, BISTZ                                   | B                 |       |
|                       | BFLD, BFST  | B                 |       |

| Function       | Instructions                           | Size            | Types |
|----------------|--|-----------------|-------|
| Branch         | BRA/BS, BRA/BC, BSR/BS, BSR/BC         | B* <sup>3</sup> | 9     |
|                | Bcc* <sup>4</sup> , JMP, BSR, JSR, RTS | —               |       |
|                | RTS/L                                  | L* <sup>5</sup> |       |
|                | BRA/S                                  | —               |       |
| System control | TRAPA, RTE, SLEEP, NOP                 | —               | 10    |
|                | RTE/L                                  | L* <sup>5</sup> |       |
|                | LDC, STC, ANDC, ORC, XORC              | B/W/L           |       |
|                |  | Total           | 87    |

[Legend]

B: Byte size

W: Word size

L: Longword size

- Notes:
1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn, @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L ERn, @-SP.
  2. Size of data to be added with a displacement
  3. Size of data to specify a branch condition
  4. Bcc is the generic designation of a conditional branch instruction.
  5. Size of a general register to be restored
  6. Not supported in this LSI

## 2.7.1 Instructions and Addressing Modes

Table 2.2 indicates the combinations of instructions and addressing modes that the H8SX CPU can use.

**Table 2.2 Combinations of Instructions and Addressing Modes (1)**

| Classification        | Instruction                     | Size  | #xx | Rn  | Addressing Mode |          |        |                   |                   |        |   |
|-----------------------|---------------------------------|-------|-----|-----|-----------------|----------|--------|-------------------|-------------------|--------|---|
|                       |                                 |       |     |     | @ERn            | @(d,ERn) | ERn.L) | @+ERn             | @aa:8             | @aa:32 | — |
| Data transfer         | MOV                             | B/W/L | S   | SD  | SD              | SD       | SD     | SD                | SD                | SD     |   |
|                       |                                 | B     |     | S/D |                 |          |        | S/D               |                   |        |   |
|                       | MOVFPPE, MOVTPPE* <sup>12</sup> | B     |     | S/D |                 |          |        |                   | S/D* <sup>1</sup> |        |   |
|                       | POP, PUSH                       | W/L   |     | S/D |                 |          |        | S/D* <sup>2</sup> |                   |        |   |
|                       | LDM, STM                        | L     |     | S/D |                 |          |        | S/D* <sup>2</sup> |                   |        |   |
|                       | MOVA* <sup>4</sup>              | B/W   | S   | S   | S               | S        | S      | S                 | S                 |        |   |
| Block transfer        | EPEMOV                          | B     |     |     |                 |          |        |                   | SD* <sup>3</sup>  |        |   |
|                       | MOVMD                           | B/W/L |     |     |                 |          |        |                   | SD* <sup>3</sup>  |        |   |
|                       | MOVSD                           | B     |     |     |                 |          |        |                   | SD* <sup>3</sup>  |        |   |
| Arithmetic operations | ADD, CMP                        | B/W/L | S   | SD  | SD              | SD       | SD     | SD                | SD                |        |   |
|                       | SUB                             | B     | S   |     | D               | D        | D      | D                 | D                 |        |   |
|                       |                                 | B     |     | SD  | SD              | SD       | SD     | SD                | SD                |        |   |
|                       |                                 | W/L   | S   | SD  | SD              | SD       | SD     | SD                | SD                |        |   |
|                       | ADDX, SUBXB                     | W/L   | S   | SD  |                 |          |        |                   |                   |        |   |
|                       |                                 | B/W/L | S   |     | SD              |          |        |                   |                   |        |   |
|                       |                                 | B/W/L | S   |     |                 |          |        | SD* <sup>5</sup>  |                   |        |   |
|                       | INC, DEC                        | B/W/L |     | D   |                 |          |        |                   |                   |        |   |
|                       | ADDS, SUBSL                     |       |     | D   |                 |          |        |                   |                   |        |   |
|                       | DAA, DAS                        | B     |     | D   |                 |          |        |                   |                   |        |   |
|                       | MULXU, DIVXU                    | B/W   | S:4 | SD  |                 |          |        |                   |                   |        |   |
|                       | MULU, DIVU                      | W/L   | S:4 | SD  |                 |          |        |                   |                   |        |   |
| MULXS, DIVXS          | B/W                             | S:4   | SD  |     |                 |          |        |                   |                   |        |   |

**Addressing Mode**

| Classifi-<br>cation             | Instruction  | Size                | #xx | Rn | Addressing Mode |               |   |                                      |                                       |    |
|---------------------------------|--|---------------------|-----|----|-----------------|---------------|---|--------------------------------------|---------------------------------------|----|
|                                 |  |                     |     |    | @ERn            | @(d,ERn)ERn.L | @-ERn/<br>Rn.L.B/<br>Rn.W/<br>@ERn-/<br>@+ERn | @ERn+/<br>@ERn-/<br>@aa:16/<br>@aa:8 | @ERn+/<br>@ERn-/<br>@aa:16/<br>@aa:32 | —  |
| Arithmetic<br>operations        | MULS, DIVS   | W/L                 | S:4 | SD |                 |               |   |                                      |                                       |    |
|                                 | NEG  | B/W/L               |     | D  | D               | D             | D   | D                                    | D                                     | D  |
|                                 | EXTU, EXTS   | W/L                 |     | D  | D               | D             | D   | D                                    | D                                     | D  |
|                                 | TAS  | B                   |     | D  |                 |               |   |                                      |                                       |    |
|                                 | MAC  | —                   |     |    |                 |               |   |                                      |                                       |    |
|                                 | CLRMAC   | —                   |     |    |                 |               |   |                                      |                                       | O  |
|                                 | LDMAC  | —                   |     | S  |                 |               |   |                                      |                                       |    |
| STMAC                           | —  |                     | D   |    |                 |               |   |                                      |                                       |    |
| Logic<br>operations             | AND, OR, XORB/W/L  | S                   |     | SD | SD              | SD            | SD  | SD                                   | SD                                    | SD |
|                                 | NOT  | B/W/L               |     | D  | D               | D             | D   | D                                    | D                                     | D  |
| Shift                           | SHLL, SHLR   | B/W/L* <sup>6</sup> |     | D  | D               | D             | D   | D                                    | D                                     | D  |
|                                 |  | B/W/L* <sup>7</sup> |     | D  |                 |               |   |                                      |                                       |    |
|                                 | SHAL, SHAR   | B/W/L               |     | D  | D               | D             | D   | D                                    | D                                     | D  |
|                                 | ROTL, ROTR   | B/W/L               |     | D  | D               | D             | D   | D                                    | D                                     | D  |
|                                 | ROTXL,<br>ROTXR  | B/W/L               |     | D  | D               | D             | D   | D                                    | D                                     | D  |
| Bit manipu-<br>lation           | BSET, BCLR,<br>BNOT, BTST,<br>BSET/cc,<br>BCLR/cc                                    | B                   |     | D  | D               |               |   |                                      | D                                     | D  |
|                                 | BAND, BAND,<br>BOR, BIOR,<br>BXOR, BIXOR,<br>BLD, BILD,<br>BST, BIST,<br>BSTZ, BISTZ | B                   |     | D  | D               |               |   |                                      | D                                     | D  |
|                                 | BFLD   | B                   |     | D  | S               |               |   |                                      | S                                     | S  |
|                                 | BFST   | B                   |     | S  | D               |               |   |                                      | D                                     | D  |
|                                 | BRA/BS,<br>BRA/BC* <sup>8</sup>  | B                   |     |    | S               |               |   |                                      | S                                     | S  |
| BSR/BS,<br>BSR/BC* <sup>8</sup> | B  |                     |     | S  |                 |               |   | S                                    | S                                     |    |

## Addressing Mode

| Classification | Instruction        | Size              | #xx | Rn | Addressing Mode |          |       |                  |       |                   |
|----------------|--------------------|-------------------|-----|----|-----------------|----------|-------|------------------|-------|-------------------|
|                |                    |                   |     |    | @ERn            | @(d,ERn) | ERn.L | @+ERn            | @aa:8 | @aa:16/<br>@aa:32 |
| System control | LDC<br>(CCR, EXR)  | B/W* <sup>9</sup> | S   | S  | S               | S        |       | S* <sup>10</sup> | S     |                   |
|                | LDC<br>(VBR, SBR)  | L                 |     | S  |                 |          |       |                  |       |                   |
|                | STC<br>(CCR, EXR)  | B/W* <sup>9</sup> |     | D  | D               | D        |       | D* <sup>11</sup> | D     |                   |
|                | STC<br>(VBR, SBR)  | L                 |     | D  |                 |          |       |                  |       |                   |
|                | ANDC, ORC,<br>XORC | B                 | S   |    |                 |          |       |                  |       |                   |
|                | SLEEP              | —                 |     |    |                 |          |       |                  |       | O                 |
|                | NOP                | —                 |     |    |                 |          |       |                  |       | O                 |

### [Legend]

d: d:16 or d:32

S: Can be specified as a source operand.

D: Can be specified as a destination operand.

SD: Can be specified as either source or destination operand or both.

S/D: Can be specified as either source or destination operand.

S:4: 4-bit immediate data can be specified as a source operand.

Notes: 1. @aa:16 is only available.

2. @ERn+ as a source operand and @-ERn as a destination operand

3. Specified by ER5 as a source address and ER6 as a destination address for data transfer

4. Size of data to be added with a displacement

5. @ERn- is only available.

6. When the number of bits to be shifted is 1, 2, 4, 8, or 16

7. When the number of bits to be shifted is specified by 5-bit immediate data or a general register

8. Size of data to specify a branch condition

9. Byte for immediate or register direct; otherwise, word

10. @ERn+ is only available.

11. @-ERn is only available.

12. Not supported in this LSI

**Table 2.2 Combinations of Instructions and Addressing Modes (2)**

| Classifi-<br>cation | Instruction       | Size | Addressing Mode |         |                                    |        |        |        |          |   |
|---------------------|-------------------|------|-----------------|---------|------------------------------------|--------|--------|--------|----------|---|
|                     |                   |      | @ERn            | @(d,PC) | PC)<br>@(RnL.B/<br>Rn.W/<br>ERn.L, | @aa:24 | @aa:32 | @@aa:8 | @@vec:7— |   |
| Branch              | BRA/BS,<br>BRA/BC | —    |                 | O       |                                    |        |        |        |          |   |
|                     | BSR/BS,<br>BSR/BC | —    |                 | O       |                                    |        |        |        |          |   |
|                     | Bcc               | —    |                 | O       |                                    |        |        |        |          |   |
|                     | BRA               | —    |                 | O       | O                                  |        |        |        |          |   |
|                     | BRA/S             | —    |                 | O*      |                                    |        |        |        |          |   |
|                     | JMP               | —    | O               |         |                                    | O      | O      | O      | O        |   |
|                     | BSR               | —    |                 | O       |                                    |        |        |        |          |   |
|                     | JSR               | —    | O               |         |                                    | O      | O      | O      | O        |   |
|                     | RTS, RTS/L        | —    |                 |         |                                    |        |        |        |          | O |
| System<br>control   | TRAPA             | —    |                 |         |                                    |        |        |        |          | O |
|                     | RTE, RTE/L        | —    |                 |         |                                    |        |        |        |          | O |

[Legend]

d: d:8 or d:16

Note: \* @(d:8, PC) is only available.

## 2.7.2 Table of Instructions Classified by Function

Tables 2.4 to 2.11 summarize the instructions in each functional category. The notation used in the tables is defined in table 2.3.

**Table 2.3 Operation Notation**

| <b>Operation Notation</b> | <b>Description</b>                 |
|---------------------------|------------------------------------|
| Rd                        | General register (destination)*    |
| Rs                        | General register (source)*         |
| Rn                        | General register*                  |
| ERn                       | General register (32-bit register) |
| (EAd)                     | Destination operand                |
| (EAs)                     | Source operand                     |
| EXR                       | Extended control register          |
| CCR                       | Condition-code register            |
| VBR                       | Vector base register               |
| SBR                       | Short address base register        |
| N                         | N (negative) flag in CCR           |
| Z                         | Z (zero) flag in CCR               |
| V                         | V (overflow) flag in CCR           |
| C                         | C (carry) flag in CCR              |
| PC                        | Program counter                    |
| SP                        | Stack pointer                      |
| #IMM                      | Immediate data                     |
| disp                      | Displacement                       |
| +                         | Addition                           |
| –                         | Subtraction                        |
| ×                         | Multiplication                     |
| ÷                         | Division                           |
| ^                         | Logical AND                        |
| ∨                         | Logical OR                         |
| ⊕                         | Logical exclusive OR               |
| →                         | Move                               |
| ~                         | Logical not (logical complement)   |
| :8/:16/:24/:32            | 8-, 16-, 24-, or 32-bit length     |

Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

**Table 2.4 Data Transfer Instructions**

| <b>Instruction</b> | <b>Size</b> | <b>Function</b>  |
|--------------------|-------------|--|
| MOV                | B/W/L       | #IMM → (EAd), (EAs) → (EAd)<br>Transfers data between immediate data, general registers, and memory.   |
| MOVFPPE*           | B           | (EAs) → Rd   |
| MOVTPPE*           | B           | Rs → (EAs)   |
| POP                | W/L         | @SP+ → Rn<br>Restores the data from the stack to a general register.   |
| PUSH               | W/L         | Rn → @-SP<br>Saves general register contents on the stack.   |
| LDM                | L           | @SP+ → Rn (register list)<br>Restores the data from the stack to general registers. Two, three, or four general registers which have serial register numbers can be specified. |
| STM                | L           | Rn (register list) → @-SP<br>Saves the contents of general registers on the stack. Two, three, or four general registers which have serial register numbers can be specified.  |
| MOVA               | B/W         | EA → Rd<br>Zero-extends the contents of a specified general register or memory data and adds them with a displacement. The result is stored in a general register.             |

Note \* Not supported in this LSI

**Table 2.5 Block Transfer Instructions**

| <b>Instruction</b>   | <b>Size</b> | <b>Function</b>  |
|----------------------|-------------|--|
| EEPMOV.B<br>EEPMOV.W | B           | Transfers a data block.<br><br>Transfers byte data from a memory location specified by ER5 to a memory location specified by ER6. The number of byte data to be transferred is specified by R4 or R4L.   |
| MOVMD.B              | B           | Transfers a data block.<br><br>Transfers byte data from a memory location specified by ER5 to a memory location specified by ER6. The number of byte data to be transferred is specified by R4.  |
| MOVMD.W              | W           | Transfers a data block.<br><br>Transfers word data from a memory location specified by ER5 to a memory location specified by ER6. The number of word data to be transferred is specified by R4.  |
| MOVMD.L              | L           | Transfers a data block.<br><br>Transfers longword data from a memory location specified by ER5 to a memory location specified by ER6. The number of longword data to be transferred is specified by R4.  |
| MOVSD.B              | B           | Transfers a data block with zero data detection.<br><br>Transfers byte data from a memory location specified by ER5 to a memory location specified by ER6. The number of byte data to be transferred is specified by R4. When zero data is detected during transfer, the transfer stops and execution branches to a specified address. |

**Table 2.6 Arithmetic Operation Instructions**

| <b>Instruction</b> | <b>Size</b> | <b>Function</b>  |
|--------------------|-------------|--|
| ADD                | B/W/L       | $(EAd) \pm \#IMM \rightarrow (EAd)$ , $(EAd) \pm (EAs) \rightarrow (EAd)$  |
| SUB                |             | Performs addition or subtraction on data between immediate data, general registers, and memory. Immediate byte data cannot be subtracted from byte data in a general register.   |
| ADDX               | B/W/L       | $(EAd) \pm \#IMM \pm C \rightarrow (EAd)$ , $(EAd) \pm (EAs) \pm C \rightarrow (EAd)$  |
| SUBX               |             | Performs addition or subtraction with carry on data between immediate data, general registers, and memory. A memory location can be specified in the register indirect addressing mode with post-decrement or the register indirect addressing mode. |
| INC                | B/W/L       | $Rd \pm 1 \rightarrow Rd$ , $Rd \pm 2 \rightarrow Rd$  |
| DEC                |             | Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)  |
| ADDS               | L           | $Rd \pm 1 \rightarrow Rd$ , $Rd \pm 2 \rightarrow Rd$ , $Rd \pm 4 \rightarrow Rd$  |
| SUBS               |             | Adds or subtracts the value 1, 2, or 4 to or from data in a general register.  |
| DAA                | B           | $Rd$ decimal adjust $\rightarrow Rd$   |
| DAS                |             | Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 2-digit 4-bit BCD data.   |
| MULXU              | B/W         | $Rd \times Rs \rightarrow Rd$<br>Performs unsigned multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.   |
| MULU               | W/L         | $Rd \times Rs \rightarrow Rd$<br>Performs unsigned multiplication on data in two general registers: either 16 bits $\times$ 16 bits $\rightarrow$ 16 bits or 32 bits $\times$ 32 bits $\rightarrow$ 32 bits.   |
| MULU/U             | L           | $Rd \times Rs \rightarrow Rd$<br>Performs unsigned multiplication on data in two general registers (32 bits $\times$ 32 bits $\rightarrow$ upper 32 bits).   |
| MULXS              | B/W         | $Rd \times Rs \rightarrow Rd$<br>Performs signed multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.   |
| MULS               | W/L         | $Rd \times Rs \rightarrow Rd$<br>Performs signed multiplication on data in two general registers: either 16 bits $\times$ 16 bits $\rightarrow$ 16 bits or 32 bits $\times$ 32 bits $\rightarrow$ 32 bits.   |
| MULS/U             | L           | $Rd \times Rs \rightarrow Rd$<br>Performs signed multiplication on data in two general registers (32 bits $\times$ 32 bits $\rightarrow$ upper 32 bits).   |

| Instruction | Size  | Function  |
|-------------|-------|---|
| DIVXU       | B/W   | $Rd \div Rs \rightarrow Rd$<br>Performs unsigned division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.                   |
| DIVU        | W/L   | $Rd \div Rs \rightarrow Rd$<br>Performs unsigned division on data in two general registers: either 16 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient or 32 bits $\div$ 32 bits $\rightarrow$ 32-bit quotient.  |
| DIVXS       | B/W   | $Rd \div Rs \rightarrow Rd$<br>Performs signed division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.                     |
| DIVS        | W/L   | $Rd \div Rs \rightarrow Rd$<br>Performs signed division on data in two general registers: either 16 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient or 32 bits $\div$ 32 bits $\rightarrow$ 32-bit quotient.  |
| CMP         | B/W/L | $(EAd) - \#IMM$ , $(EAd) - (EAs)$<br>Compares data between immediate data, general registers, and memory and stores CCR bits according to the result.   |
| NEG         | B/W/L | $0 - (EAd) \rightarrow (EAd)$<br>Takes the two's complement (arithmetic complement) of the contents of a general register or a memory location.   |
| EXTU        | W/L   | $(EAd)$ (zero extension) $\rightarrow (EAd)$<br>Extends the lower 8 or 16 bits of data in a general register or a memory location to word or longword size by padding with 0s.<br>The lower eight bits can be extended to word or longword, or lower 16 bits to longword. |
| EXTS        | W/L   | $(EAd)$ (sign extension) $\rightarrow (EAd)$<br>Extends the lower 8 or 16 bits of data in a general register or a memory location to word size by padding with signs.<br>The lower eight bits can be extended to word or longword, or lower 16 bits to longword.          |
| TAS         | B     | $@ERd - 0, 1 \rightarrow (<bit 7> \text{ of } @EAd)$<br>Tests memory contents, and sets the most significant bit (bit 7) to 1.  |
| MAC         | —     | $(EAd) \times (EAs) + MAC \rightarrow MAC$<br>Performs signed multiplication on memory contents and adds the result to the MAC.   |
| CLRMAC      | —     | $0 \rightarrow MAC$<br>Clears the MAC to zero.  |

| Instruction | Size | Function  |
|-------------|------|---|
| LDMAC       | —    | Rs → MAC<br>Loads data from a general register to the MAC.  |
| STMAC       | —    | MAC → Rd<br>Stores data from the MAC to a general register. |

**Table 2.7 Logic Operation Instructions**

| Instruction | Size  | Function  |
|-------------|-------|---|
| AND         | B/W/L | $(EAd) \wedge \#IMM \rightarrow (EAd)$ , $(EAd) \wedge (EAs) \rightarrow (EAd)$<br>Performs a logical AND operation on data between immediate data, general registers, and memory.          |
| OR          | B/W/L | $(EAd) \vee \#IMM \rightarrow (EAd)$ , $(EAd) \vee (EAs) \rightarrow (EAd)$<br>Performs a logical OR operation on data between immediate data, general registers, and memory.               |
| XOR         | B/W/L | $(EAd) \oplus \#IMM \rightarrow (EAd)$ , $(EAd) \oplus (EAs) \rightarrow (EAd)$<br>Performs a logical exclusive OR operation on data between immediate data, general registers, and memory. |
| NOT         | B/W/L | $\sim (EAd) \rightarrow (EAd)$<br>Takes the one's complement (logical complement) of the contents of a general register or a memory location.   |

**Table 2.8 Shift Operation Instructions**

| <b>Instruction</b> | <b>Size</b> | <b>Function</b>   |
|--------------------|-------------|---|
| SHLL               | B/W/L       | (EAd) (shift) → (EAd)   |
| SHLR               |             | Performs a logical shift on the contents of a general register or a memory location.<br><br>The contents of a general register or a memory location can be shifted by 1, 2, 4, 8, or 16 bits. The contents of a general register can also be shifted by any bits. In this case, the number of bits is specified by 5-bit immediate data or the lower 5 bits of general register contents. |
| SHAL               | B/W/L       | (EAd) (shift) → (EAd)   |
| SHAR               |             | Performs an arithmetic shift on the contents of a general register or a memory location.<br><br>1-bit or 2-bit shift is possible.   |
| ROTL               | B/W/L       | (EAd) (rotate) → (EAd)  |
| ROTR               |             | Rotates the contents of a general register or a memory location.<br><br>1-bit or 2-bit rotation is possible.  |
| ROTXL              | B/W/L       | (EAd) (rotate) → (EAd)  |
| ROTXR              |             | Rotates the contents of a general register or a memory location with the carry flag.<br><br>1-bit or 2-bit rotation is possible.  |

**Table 2.9 Bit Manipulation Instructions**

| <b>Instruction</b> | <b>Size</b> | <b>Function</b>  |
|--------------------|-------------|--|
| BSET               | B           | 1 → (<bit-No.> of <EAd>)<br><br>Sets a specified bit in the contents of a general register or a memory location to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.   |
| BSET/cc            | B           | if cc, 1 → (<bit-No.> of <EAd>)<br><br>If the specified condition is satisfied, this instruction sets a specified bit in a memory location to 1. The bit number can be specified by 3-bit immediate data, or by the lower three bits of a general register. The Z flag status can be specified as a condition. |
| BCLR               | B           | 0 → (<bit-No.> of <EAd>)<br><br>Clears a specified bit in the contents of a general register or a memory location to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.   |

| Instruction | Size | Function  |
|-------------|------|---|
| BCLR/cc     | B    | <p>if cc, 0 → (&lt;bit-No.&gt; of &lt;EAd&gt;)</p> <p>If the specified condition is satisfied, this instruction clears a specified bit in a memory location to 0. The bit number can be specified by 3-bit immediate data, or by the lower three bits of a general register. The Z flag status can be specified as a condition.</p> |
| BNOT        | B    | <p><math>\sim</math> (&lt;bit-No.&gt; of &lt;EAd&gt;) → (&lt;bit-No.&gt; of &lt;EAd&gt;)</p> <p>Inverts a specified bit in the contents of a general register or a memory location. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</p>  |
| BTST        | B    | <p><math>\sim</math> (&lt;bit-No.&gt; of &lt;EAd&gt;) → Z</p> <p>Tests a specified bit in the contents of a general register or a memory location and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</p>                                 |
| BAND        | B    | <p><math>C \wedge</math> (&lt;bit-No.&gt; of &lt;EAd&gt;) → C</p> <p>Logically ANDs the carry flag with a specified bit in the contents of a general register or a memory location and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</p>  |
| BIAND       | B    | <p><math>C \wedge [\sim</math> (&lt;bit-No.&gt; of &lt;EAd&gt;)] → C</p> <p>Logically ANDs the carry flag with the inverse of a specified bit in the contents of a general register or a memory location and stores the result in the carry flag.</p> <p>The bit number is specified by 3-bit immediate data.</p>                   |
| BOR         | B    | <p><math>C \vee</math> (&lt;bit-No.&gt; of &lt;EAd&gt;) → C</p> <p>Logically ORs the carry flag with a specified bit in the contents of a general register or a memory location and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</p>   |
| BIOR        | B    | <p><math>C \vee [\sim</math> (&lt;bit-No.&gt; of &lt;EAd&gt;)] → C</p> <p>Logically ORs the carry flag with the inverse of a specified bit in the contents of a general register or a memory location and stores the result in the carry flag.</p> <p>The bit number is specified by 3-bit immediate data.</p>                      |
| BXOR        | B    | <p><math>C \oplus</math> (&lt;bit-No.&gt; of &lt;EAd&gt;) → C</p> <p>Logically exclusive-ORs the carry flag with a specified bit in the contents of a general register or a memory location and stores the result in the carry flag.</p> <p>The bit number is specified by 3-bit immediate data.</p>                                |

| Instruction | Size | Function  |
|-------------|------|---|
| BIXOR       | B    | $C \oplus [\sim (\text{<bit-No.> of <EAd>})] \rightarrow C$<br>Logically exclusive-ORs the carry flag with the inverse of a specified bit in the contents of a general register or a memory location and stores the result in the carry flag.<br>The bit number is specified by 3-bit immediate data. |
| BLD         | B    | $(\text{<bit-No.> of <EAd>}) \rightarrow C$<br>Transfers a specified bit in the contents of a general register or a memory location to the carry flag.<br>The bit number is specified by 3-bit immediate data.  |
| BILD        | B    | $\sim (\text{<bit-No.> of <EAd>}) \rightarrow C$<br>Transfers the inverse of a specified bit in the contents of a general register or a memory location to the carry flag.<br>The bit number is specified by 3-bit immediate data.  |
| BST         | B    | $C \rightarrow (\text{<bit-No.> of <EAd>})$<br>Transfers the carry flag value to a specified bit in the contents of a general register or a memory location.<br>The bit number is specified by 3-bit immediate data.  |
| BSTZ        | B    | $Z \rightarrow (\text{<bit-No.> of <EAd>})$<br>Transfers the zero flag value to a specified bit in the contents of a memory location.<br>The bit number is specified by 3-bit immediate data.   |
| BIST        | B    | $\sim C \rightarrow (\text{<bit-No.> of <EAd>})$<br>Transfers the inverse of the carry flag value to a specified bit in the contents of a general register or a memory location.<br>The bit number is specified by 3-bit immediate data.  |
| BISTZ       | B    | $\sim Z \rightarrow (\text{<bit-No.> of <EAd>})$<br>Transfers the inverse of the zero flag value to a specified bit in the contents of a memory location.<br>The bit number is specified by 3-bit immediate data.   |
| BFLD        | B    | $(\text{EAs}) (\text{bit field}) \rightarrow \text{Rd}$<br>Transfers a specified bit field in memory location contents to the lower bits of a specified general register.   |
| BFST        | B    | $\text{Rd} \rightarrow (\text{EAd}) (\text{bit field})$<br>Transfers the lower bits of a specified general register to a specified bit field in memory location contents.   |

**Table 2.10 Branch Instructions**

| <b>Instruction</b> | <b>Size</b> | <b>Function</b>  |
|--------------------|-------------|--|
| BRA/BS<br>BRA/BC   | B           | Tests a specified bit in memory location contents. If the specified condition is satisfied, execution branches to a specified address.   |
| BSR/BS<br>BSR/BC   | B           | Tests a specified bit in memory location contents. If the specified condition is satisfied, execution branches to a subroutine at a specified address.   |
| Bcc                | —           | Branches to a specified address if the specified condition is satisfied.   |
| BRA/S              | —           | Branches unconditionally to a specified address after executing the next instruction. The next instruction should be a 1-word instruction except for the block transfer and branch instructions. |
| JMP                | —           | Branches unconditionally to a specified address.   |
| BSR                | —           | Branches to a subroutine at a specified address.   |
| JSR                | —           | Branches to a subroutine at a specified address.   |
| RTS                | —           | Returns from a subroutine  |
| RTS/L              | —           | Returns from a subroutine, restoring data from the stack to general registers.   |


**Table 2.11 System Control Instructions**

| <b>Instruction</b> | <b>Size</b> | <b>Function</b>   |
|--------------------|-------------|---|
| TRAPA              | —           | Starts trap-instruction exception handling.   |
| RTE                | —           | Returns from an exception-handling routine.   |
| RTE/L              | —           | Returns from an exception-handling routine, restoring data from the stack to general registers.   |
| SLEEP              | —           | Causes a transition to a power-down state.  |
| LDC                | B/W         | #IMM → CCR, (EAs) → CCR, #IMM → EXR, (EAs) → EXR<br>Loads immediate data or the contents of a general register or a memory location to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper eight bits are valid. |
|                    | L           | Rs → VBR, Rs → SBR<br>Transfers the general register contents to VBR or SBR.  |
| STC                | B/W         | CCR → (EAd), EXR → (EAd)<br>Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper eight bits are valid.   |
|                    | L           | VBR → Rd, SBR → Rd<br>Transfers the contents of VBR or SBR to a general register.   |
| ANDC               | B           | CCR ∧ #IMM → CCR, EXR ∧ #IMM → EXR<br>Logically ANDs the CCR or EXR contents with immediate data.   |
| ORC                | B           | CCR ∨ #IMM → CCR, EXR ∨ #IMM → EXR<br>Logically ORs the CCR or EXR contents with immediate data.  |
| XORC               | B           | CCR ⊕ #IMM → CCR, EXR ⊕ #IMM → EXR<br>Logically exclusive-ORs the CCR or EXR contents with immediate data.  |
| NOP                | —           | PC + 2 → PC<br>Only increments the program counter.   |

### 2.7.3 Basic Instruction Formats

The H8SX CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

Figure 2.14 shows examples of instruction formats.



**Figure 2.14 Instruction Formats**

- **Operation Field**  
Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.
- **Register Field**  
Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.
- **Effective Address Extension**  
Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.
- **Condition Field**  
Specifies the branching condition of Bcc instructions.

## 2.8 Addressing Modes and Effective Address Calculation

The H8SX CPU supports the 11 addressing modes listed in table 2.12. Each instruction uses a subset of these addressing modes.

Bit manipulation instructions use register direct, register indirect, or absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

**Table 2.12 Addressing Modes**

| No. | Addressing Mode                              | Symbol   |
|-----|--|--|
| 1   | Register direct                              | Rn   |
| 2   | Register indirect                            | @ERn   |
| 3   | Register indirect with displacement          | @(d:2,ERn)/@(d:16,ERn)/@(d:32,ERn)   |
| 4   | Index register indirect with displacement    | @(d:16, RnL.B)/@(d:16,Rn.W)/@(d:16,ERn.L)<br>@(d:32, RnL.B)/@(d:32,Rn.W)/@(d:32,ERn.L) |
| 5   | Register indirect with post-increment        | @ERn+  |
|     | Register indirect with pre-decrement         | @-ERn  |
|     | Register indirect with pre-increment         | @+ERn  |
|     | Register indirect with post-decrement        | @ERn-  |
| 6   | Absolute address                             | @aa:8/@aa:16/@aa:24/@aa:32   |
| 7   | Immediate                                    | #xx:3/#xx:4/#xx:8/#xx:16/#xx:32  |
| 8   | Program-counter relative                     | @(d:8,PC)/@(d:16,PC)   |
| 9   | Program-counter relative with index register | @(RnL.B,PC)/@(Rn.W,PC)/@(ERn.L,PC)   |
| 10  | Memory indirect                              | @@aa:8   |
| 11  | Extended memory indirect                     | @@vec:7  |

### 2.8.1 Register Direct—Rn

The operand value is the contents of an 8-, 16-, or 32-bit general register which is specified by the register field in the instruction code. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

### 2.8.2 Register Indirect—@ERn

The operand value is the contents of a memory location which is pointed to by the contents of an address register (ERn). ERn is specified by the register field in the instruction code.

In advanced mode, if this addressing mode is used in a branch instruction, the lower 24 bits are valid and the upper eight bits are all assumed to be 0 (H'00).

### 2.8.3 Register Indirect with Displacement—@(d:2, ERn), @(d:16, ERn), or @(d:32, ERn)

The operand value is the contents of a memory location which is pointed to by the sum of the contents of an address register (ERn) and a 16- or 32-bit displacement. ERn is specified by the register field of the instruction code. The displacement is included in the instruction code and the 16-bit displacement is sign-extended when added to ERn.

This addressing mode has a short format (@(d:2, ERn)). The short format can be used: when a displacement is 1, 2, or 3 and the operand is byte data, when a displacement is 2, 4, or 6 and the operand is word data, or when a displacement is 4, 8, or 12 and the operand is longword data.

### 2.8.4 Index Register Indirect with Displacement—@(d:16,RnL.B), @(d:32,RnL.B), @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)

The operand value is the contents of a memory location which is pointed to by the sum of the following operation result and a 16- or 32-bit displacement: specified bits of the contents of an address register (RnL, Rn, ERn) specified by the register field in the instruction code are zero-extended to 32-bit data and multiplied by 1, 2, or 4.

The displacement is included in the instruction code and the 16-bit displacement is sign-extended when added to ERn. If the operand is byte data, ERn is multiplied by 1. If the operand is word or longword data, ERn is multiplied by 2 or 4, respectively.

## 2.8.5 Register Indirect with Post-Increment, Pre-Decrement, Pre-Increment, or Post-Decrement—@ERn+, @-ERn, @+ERn, or @ERn-

- Register indirect with post-increment—@ERn+  
The operand value is the contents of a memory location which is pointed to by the contents of an address register (ERn). ERn is specified by the register field in the instruction code. After the memory location is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access.
- Register indirect with pre-decrement—@-ERn  
The operand value is the contents of a memory location which is pointed to by the following operation result: the value 1, 2, or 4 is subtracted from the contents of an address register (ERn) which is specified by the register field in the instruction code. After that, the subtraction result is stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access.
- Register indirect with pre-increment—@+ERn  
The operand value is the contents of a memory location which is pointed to by the following operation result: the value 1, 2, or 4 is added to the contents of an address register (ERn) which is specified by the register field in the instruction code. After that, the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access.
- Register indirect with post-decrement—@ERn-  
The operand value is the contents of a memory location which is pointed to by the contents of an address register (ERn). ERn is specified by the register field in the instruction code. After the memory location is accessed, 1, 2, or 4 is subtracted from the address register contents and the subtraction result is stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access.

If the contents of a general register which is also used as an address register is written to memory using this addressing mode, data to be written is the contents of the address register after calculating an effective address.

## 2.8.6 Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32

The operand value is the contents of a memory location which is pointed to by an absolute address included in the instruction code. There are 8-bit (@aa:8), 16-bit (@aa:16), 24-bit (@aa:24), and 32-bit (@aa:32) absolute addresses.

To access the data area, the absolute address of eight bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) is used. For an 8-bit absolute address, the upper 24 bits are specified by SBR. For a 16-bit absolute address, the upper 16 bits are sign-extended. A 32-bit absolute address can access the entire address space.

To access the program area, the absolute address of 24 bits (@aa:24) or 32 bits (@aa:32) is used. For a 24-bit absolute address, the upper eight bits are all assumed to be 0 (H'00).

Table 2.13 shows the accessible absolute address ranges.

**Table 2.13 Absolute Address Access Ranges**

| Absolute Address |                  | Normal Mode   | Middle Mode           | Advanced Mode                                      | Maximum Mode             |
|------------------|------------------|---|-----------------------|--|--------------------------|
| Data area        | 8 bits (@aa:8)   | A consecutive 256-byte area (the upper address bits are set in SBR) |                       |  |                          |
|                  | 16 bits (@aa:16) | H'0000 to H'FFFF  | H'000000 to H'007FFF, | H'00000000 to H'00007FFF, H'FFFF8000 to H'FFFFFFFF |                          |
|                  | 32 bits (@aa:32) |   | H'FF8000 to H'FFFFFF  | H'00000000 to H'FFFFFFFF                           |                          |
| Program area     | 24 bits (@aa:24) |   | H'000000 to H'FFFFFF  | H'00000000 to H'00FFFFFF                           |                          |
|                  | 32 bits (@aa:32) |   |                       | H'00000000 to H'00FFFFFF                           | H'00000000 to H'FFFFFFFF |

### 2.8.7 Immediate—#xx:8, #xx:16, or #xx:32

The operand value is 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) data included in the instruction code. This addressing mode has short formats in which 3- or 4-bit immediate data can be used.

When the size of immediate data is less than that of the operand size (byte, word, or longword), the immediate data is zero-extended.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The BFLD and BFST instructions contain 8-bit immediate data in its instruction code, specifying bit numbers. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

### 2.8.8 Program-Counter Relative—@(d:8, PC) or @(d:16, PC):

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch address, which is the sum of an 8- or 16-bit displacement in the instruction code and the 32-bit address of the PC contents. The 8-bit or 16-bit displacement is sign-extended when added to the PC contents.

The PC contents to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is  $-126$  to  $+128$  bytes ( $-63$  to  $+64$  words) or  $-32766$  to  $+32768$  bytes ( $-16383$  to  $+16384$  words) from the branch instruction. The resulting value should be an even number. In advanced mode, only the lower 24 bits of this branch address are valid; the upper eight bits are all assumed to be 0 (H'00).

### 2.8.9 Program-Counter Relative with Index Register—@(RnL.B, PC), @(Rn.W, PC), or @(ERn.L, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch address, which is the sum of the following operation result and the 32-bit address of the PC contents: specified bits of the contents of an address register (RnL, Rn, or ERn) specified by the register field in the instruction code is zero-extended to 32-bit data and multiplied by 2.

The PC content to which the displacement is added is the address of the first byte of the next instruction. In advanced mode, only the lower 24 bits of this branch address are valid; the upper eight bits are all assumed to be 0 (H'00).


## 2.8.10 Memory Indirect—@@aa:8

This mode is used in the JMP and JSR instructions. The operand value is a branch address, which is the content of a memory location pointed to by an 8-bit absolute address in the instruction code.

The upper bits of an 8-bit absolute address are all assumed to be 0, so the address range to store a branch address is 0 to 255 (H'0000 to H'00FF in normal mode, H'000000 to H'0000FF in other modes). In normal mode, the memory location is pointed to by word-size data and the branch address is 16 bits long. In other modes, the memory location is pointed to by longword-size data. In middle or advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

Note that the top part of the address range is also used as the exception handling vector area. A vector address of an exception handling other than a reset or a CPU address error can be changed by VBR.

Figure 2.15 shows an example of specification of a branch address using this addressing mode.



**Figure 2.15 Branch Address Specification in Memory Indirect Mode**

## 2.8.11 Extended Memory Indirect—@@vec:7

This mode is used in the JMP and JSR instructions. The operand value is a branch address, which is the contents of a memory location pointed to by the following operation result: the sum of 7-bit data in the instruction code and the value of H'80 is multiplied by 2 or 4.














The address range to store a branch address is H'0100 to H'01FF in normal mode and H'000200 to H'0003FF in other modes. In assembler notation, an address to store a branch address is specified.

In normal mode, the memory location is pointed to by word-size data and the branch address is 16 bits long. In other modes, the memory location is pointed to by longword-size data. In middle or advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).











## 2.8.12 Effective Address Calculation

Tables 2.14 and 2.15 show how effective addresses are calculated in each addressing mode. In normal mode, the upper eight bits of the effective address are ignored in order to generate a 16-bit address.

**Table 2.14 Effective Address Calculation for Transfer and Operation Instructions**

| No. | Addressing Mode and Instruction Format   | Effective Address Calculation   | Effective Address (EA)   |
|-----|--|---|--|
| 1   | Immediate<br>   |   |  |
| 2   | Register direct<br>   |   |  |
| 3   | Register indirect<br>   |    |    |
| 4   | Register indirect with 16-bit displacement<br>                |    |    |
|     | Register indirect with 32-bit displacement<br>                |    |    |
| 5   | Index register indirect with 16-bit displacement<br>          |    |    |
|     | Index register indirect with 32-bit displacement<br>          |    |    |
| 6   | Register indirect with post-increment or post-decrement<br> |   |   |
|     | Register indirect with pre-increment or pre-decrement<br>   |  |  |
| 7   | 8-bit absolute address<br>                                  |  |  |
|     | 16-bit absolute address<br>                                 |  |  |
|     | 32-bit absolute address<br>                                 |  |  |

**Table 2.15 Effective Address Calculation for Branch Instructions**

| No. | Addressing Mode and Instruction Format   | Effective Address Calculation  | Effective Address (EA)  |
|-----|--|--|---|
| 1   | Register indirect<br>                                 |   |   |
| 2   | Program-counter relative with 8-bit displacement<br>  |   |   |
|     | Program-counter relative with 16-bit displacement<br> |   |   |
| 3   | Program-counter relative with index register<br>      |   |   |
| 4   | 24-bit absolute address<br>                           |   |   |
|     | 32-bit absolute address<br>                           |   |   |
| 5   | Memory indirect<br>                                   |   |   |
| 6   | Extended memory indirect<br>                          |  |  |

### 2.8.13 MOVA Instruction

The MOVA Instruction stores the effective address into the general register.

(1) Obtains data in the addressing mode of No.2 in table 2.14.

(2) By using this data as the index instead of the general register in row No.5 in table 14.2, the effective address calculation is executed, and the outcome is stored in the general register. For details, see the H8SX Family Software Manual.

## 2.9 Processing States

The H8SX CPU has five main processing states: the reset state, exception-handling state, program execution state, bus-released state, and program stop state. Figure 2.16 indicates the state transitions.

- Reset state

In this state the CPU and internal peripheral modules are all initialized and stopped. When the  $\overline{\text{RES}}$  input goes low, all current processing stops and the CPU enters the reset state. All interrupts are masked in the reset state. Reset exception handling starts when the  $\overline{\text{RES}}$  signal changes from low to high. For details, see section 4, Exception Handling.

The reset state can also be entered by a watchdog timer overflow when available.

- Exception-handling state

The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to activation of an exception source, such as, a reset, trace, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception handling vector table and branches to that address. For further details, see section 4, Exception Handling.

- Program execution state


In this state the CPU executes program instructions in sequence.

- Bus-released state

The bus-released state occurs when the bus has been released in response to a bus request from a bus master other than the CPU. While the bus is released, the CPU halts operations.

- Program stop state

This is a power-down state in which the CPU stops operating. The program stop state occurs when a SLEEP instruction is executed or the CPU enters hardware standby mode. For details, see section 18, Power-Down Modes.



Note: \* A transition to the reset state occurs whenever the  $\overline{RES}$  signal goes low. A transition can also be made to the reset state when the watchdog timer overflows.

**Figure 2.16 State Transitions**



# Section 3 MCU Operating Modes

## 3.1 Operating Mode Selection

This LSI has two operating modes (modes 4 and 5). The operating mode is selected by the setting of mode pins (MD2 to MD0). Table 3.1 lists MCU operating mode settings.

**Table 3.1 MCU Operating Mode Settings**

| MCU Operating Mode | MD2 | MD1 | MD0 | CPU Operating Mode | Address Space | Description                        | On-Chip ROM | External Data Bus Width |         |
|--------------------|-----|-----|-----|--------------------|---------------|------------------------------------|-------------|-------------------------|---------|
|                    |     |     |     |                    |               |                                    |             | Default                 | Max.    |
| 4                  | 1   | 0   | 0   | Advanced           | 16 Mbytes     | On-chip ROM disabled extended mode | Disabled    | 16 bits                 | 16 bits |
| 5                  | 1   | 0   | 1   |                    |               |                                    | Disabled    | 8 bits                  | 16 bits |

In this LSI, advanced mode for the CPU operating mode, 16 Mbytes for the address space, and eight or 16 bits for the default external bus width are available.

In modes 4 and 5, which are external extended modes, it is possible to access the external memory and devices. In external extended mode, the external address space can be designated as 8-bit or 16-bit address space for each area by the bus controller after starting program execution. If 16-bit address space is designated for any one area, the bus mode switches to 16 bits. If 8-bit address space is designated for all areas, the bus mode switches to 8 bits.

## 3.2 Register Descriptions

The following registers are related to the operating mode setting.

- Mode control register (MDCR)
- System control register (SYSCR)

### 3.2.1 Mode Control Register (MDCR)

MDCR indicates the current operating mode.

When MDCR is read, the input levels in pins MD7 to MD 0 are latched. These latches are released by a reset.

|               |    |    |    |    |    |            |            |            |
|---------------|----|----|----|----|----|------------|------------|------------|
| Bit           | 15 | 14 | 13 | 12 | 11 | 10         | 9          | 8          |
| Bit Name      | —  | —  | —  | —  | —  | MDS2       | MDS1       | MDS0       |
| Initial Value | 0  | 1  | 0  | 1  | 0  | Undefined* | Undefined* | Undefined* |
| R/W           | R  | R  | R  | R  | R  | R          | R          | R          |
| Bit           | 7  | 6  | 5  | 4  | 3  | 2          | 1          | 0          |
| Bit Name      | —  | —  | —  | —  | —  | —          | —          | —          |
| Initial Value | 0  | 1  | 0  | 1  | 0  | Undefined* | Undefined* | Undefined* |
| R/W           | R  | R  | R  | R  | R  | R          | R          | R          |

Note: \* Determined by pins MD2 to MD0.

| Bit | Bit Name | Initial Value | R/W | Descriptions  |
|-----|----------|---------------|-----|---|
| 15  | —        | 0             | R   | Reserved  |
| 14  | —        | 1             | R   | These are read-only bits and cannot be modified.  |
| 13  | —        | 0             | R   |   |
| 12  | —        | 1             | R   |   |
| 11  | —        | 0             | R   |   |
| 10  | MDS2     | Undefined*    | R   | Mode Select 2 to 0  |
| 9   | MDS1     | Undefined*    | R   | These bits indicate the operating mode selected by the mode pins (MD2 to MD0) (see table 3.2).                                    |
| 8   | MDS0     | Undefined*    | R   | When MDCR is read, the signal levels input on pins MD2 to MD0 are latched into these bits. These latches are released by a reset. |

| Bit | Bit Name | Initial Value | R/W | Descriptions                                     |
|-----|----------|---------------|-----|--|
| 7   | —        | 0             | R   | Reserved   |
| 6   | —        | 1             | R   | These are read-only bits and cannot be modified. |
| 5   | —        | 0             | R   |  |
| 4   | —        | 1             | R   |  |
| 3   | —        | 0             | R   |  |
| 2   | —        | Undefined*    | R   |  |
| 1   | —        | Undefined*    | R   |  |
| 0   | —        | Undefined*    | R   |  |

Note: \* Determined by pins MD2 to MD0.

**Table 3.2 Settings of Bits MSD2 to MSD0**

| MCU Operating Mode | MD2 | MD1 | MD0 | MDCR |      |      |
|--------------------|-----|-----|-----|------|------|------|
|                    |     |     |     | MDS2 | MDS1 | MDS0 |
| 4                  | 1   | 0   | 0   | 0    | 1    | 0    |
| 5                  | 1   | 0   | 1   | 0    | 0    | 1    |

### 3.2.2 System Control Register (SYSCR)

SYSCR controls MAC saturation operation, selects bus width mode for instruction fetch, sets external bus mode, enables/disables the on-chip RAM, and selects the DTC address mode.

|               |     |     |      |     |         |     |            |      |
|---------------|-----|-----|------|-----|---------|-----|------------|------|
| Bit           | 15  | 14  | 13   | 12  | 11      | 10  | 9          | 8    |
| Bit Name      | —   | —   | MACS | —   | FETCHMD | —   | EXPE       | RAME |
| Initial Value | 1   | 1   | 0    | 1   | 0       | 0   | Undefined* | 1    |
| R/W           | R/W | R/W | R/W  | R/W | R/W     | R/W | R/W        | R/W  |
| Bit           | 7   | 6   | 5    | 4   | 3       | 2   | 1          | 0    |
| Bit Name      | —   | —   | —    | —   | —       | —   | DTCMD      | —    |
| Initial Value | 0   | 0   | 0    | 0   | 0       | 0   | 1          | 1    |
| R/W           | R/W | R/W | R/W  | R/W | R/W     | R/W | R/W        | R/W  |

Note: \* The initial value depends on the startup mode.

| Bit    | Bit Name | Initial Value | R/W | Descriptions   |
|--------|----------|---------------|-----|--|
| 15, 14 | —        | All 1         | R/W | Reserved<br>These bits are always read as 1. The write value should always be 1.   |
| 13     | MACS     | 0             | R/W | MAC Saturation Operation Control<br>Selects either saturation operation or non-saturation operation for the MAC instruction.<br>0: MAC instruction is non-saturation operation<br>1: MAC instruction is saturation operation   |
| 12     | —        | 1             | R/W | Reserved<br>This bit is always read as 1. The write value should always be 1.  |
| 11     | FETCHMD  | 0             | R/W | Instruction Fetch Mode Select<br>The H8SX CPU has two modes for instruction fetch: 16-bit and 32-bit modes. It is recommended that the mode should be set according to the bus width of the memory in which the program is stored*1.<br>0: 32-bit width<br>1: 16-bit width |

| Bit    | Bit Name | Initial Value   | R/W | Descriptions   |
|--------|----------|-----------------|-----|--|
| 10     | —        | 0               | R/W | Reserved<br><br>This bit is always read as 0. The write value should always be 0.  |
| 9      | EXPE     | Undefined<br>*2 | R/W | External Bus Mode Enable<br><br>Selects external bus mode. In external extended mode, this bit is fixed at 1 and cannot be changed. In single-chip mode, the initial value of this bit is 0, and can be read from or written to.<br><br>When writing 0 to this bit after reading EXPE = 1, an external bus cycle should not be executed.<br><br>The external bus cycle may be carried out in parallel with the internal bus cycle depending on the setting of the write data buffer function.<br><br>0: External bus disabled<br>1: External bus enabled |
| 8      | RAME     | 1               | R/W | RAM Enable<br><br>Enables or disables the on-chip RAM. This bit is initialized when the reset state is released. Do not write 0 during access to the on-chip RAM.<br><br>0: On-chip RAM disabled<br>1: On-chip RAM enabled   |
| 7 to 2 | —        | All 0           | R/W | Reserved<br><br>These bits are always read as 0. The write value should always be 0.   |
| 1      | DTCMD    | 1               | R/W | DTC Mode Select<br><br>Selects DTC operation mode.<br><br>0: DTC is in full-address mode<br>1: DTC is in short address mode  |
| 0      | —        | 1               | R/W | Reserved<br><br>This bit is always read as 1. The write value should always be 1.  |

Notes: 1. For details, see section 2.3, Instruction Fetch.  
2. The initial value depends on the startup mode.

## **3.3 Operating Mode Descriptions**

### **3.3.1 Mode 4**

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and the on-chip ROM is disabled.

The initial bus mode immediately after a reset is 16 bits, with 16-bit access to all areas. Ports D, E, and F function as an address bus, ports H and I function as a data bus, and parts of ports A and B function as bus control signals. However, if all areas are designated as an 8-bit access space by the bus controller, the bus mode switches to 8 bits, and only port I functions as a data bus.

### **3.3.2 Mode 5**

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and the on-chip ROM is disabled.

The initial bus mode immediately after a reset is 8 bits, with 8-bit access to all areas. Ports D, E, and F function as an address bus, port H functions as a data bus, and parts of ports A and B function as bus control signals. However, if all areas are designated as a 16-bit access space by the bus controller, the bus mode switches to 16 bits, and ports H and I function as a data bus.

### 3.3.3 Pin Functions

Table 3.3 lists the pin functions in each operating mode.

**Table 3.3 Pin Functions in Each Operating Mode (Advanced Mode)**

| Port   | Mode 4     | Mode 5 |
|--------|------------|--------|
| Port A | P*/C       | P*/C   |
| Port B | P*/C       | P*/C   |
| Port D | A          | A      |
| Port E | A          | A      |
| Port F | PF7 to PF5 | P*/A   |
|        | PF4 to PF0 | A      |
| Port H | D          | D      |
| Port I | P/D*       | P*/D   |


[Legend]

- P: I/O port
- A: Address bus output
- D: Data bus input/output
- C: Control signals, clock input/output
- \*: Immediately after a reset

## 3.4 Address Map

### 3.4.1 Address Map (Advanced Mode)

Figure 3.1 shows the address map.



**Figure 3.1 Address Map (Advanced Mode)**

# Section 4 Exception Handling

## 4.1 Exception Handling Types and Priority

As table 4.1 indicates, exception handling is caused by a reset, a trace, an address error, an interrupt, a trap instruction, and an illegal instruction (general illegal instruction or slot illegal instruction). Exception handling is prioritized as shown in table 4.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority. Exception sources, the stack structure, and operation of the CPU vary depending on the interrupt control mode. For details on the interrupt control mode, see section 5, Interrupt Controller.

**Table 4.1 Exception Types and Priority**

| Priority  | Exception Type                 | Exception Handling Start Timing  |
|-----------|--------------------------------|--|
| High<br>↑ | Reset                          | Exception handling starts at the timing of level change from low to high on the $\overline{\text{RES}}$ pin, or when the watchdog timer overflows. The CPU enters the reset state when the $\overline{\text{RES}}$ pin is low. |
|           | Illegal instruction            | Exception handling starts when an undefined code is executed.  |
|           | Trace* <sup>1</sup>            | Exception handling starts after execution of the current instruction or exception handling, if the trace (T) bit in EXR is set to 1.   |
|           | Address error                  | After an address error has occurred, exception handling starts on completion of instruction execution.   |
|           | Interrupt                      | Exception handling starts after execution of the current instruction or exception handling, if an interrupt request has occurred.* <sup>2</sup>  |
| Low       | Trap instruction* <sup>3</sup> | Exception handling starts by execution of a trap instruction (TRAPA).  |

- Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling is not executed after execution of an RTE instruction.
2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.
3. Trap instruction exception handling requests are accepted at all times in program execution state.

## 4.2 Exception Sources and Exception Handling Vector Table

Different vector table address offsets are assigned to different exception sources. The vector table addresses are calculated from the contents of the vector base register (VBR) and vector table address offset of the vector number. The start address of the exception service routine is fetched from the exception handling vector table indicated by this vector table address.

Table 4.2 shows the correspondence between the exception sources and vector table address offsets. Table 4.3 shows the calculation method of exception handling vector table addresses.

Since the usable modes differ depending on the product, for details on the available modes, see section 3, MCU Operating Modes.

**Table 4.2 Exception Handling Vector Table**

| Exception Source                | Vector Number | Vector Table Address Offset* <sup>1</sup> |   |                  |
|---------------------------------|---------------|---|---|------------------|
|                                 |               | Normal Mode* <sup>2</sup>                 | Advanced, Middle* <sup>2</sup> ,<br>Maximum* <sup>2</sup> Modes |                  |
| Reset                           | 0             | H'0000 to H'0001                          | H'0000 to H'0003  |                  |
| Reserved for system use         | 1             | H'0002 to H'0003                          | H'0004 to H'0007  |                  |
|                                 | 2             | H'0004 to H'0005                          | H'0008 to H'000B  |                  |
|                                 | 3             | H'0006 to H'0007                          | H'000C to H'000F  |                  |
| Illegal instruction             | 4             | H'0008 to H'0009                          | H'0010 to H'0013  |                  |
| Trace                           | 5             | H'000A to H'000B                          | H'0014 to H'0017  |                  |
| Reserved for system use         | 6             | H'000C to H'000D                          | H'0018 to H'001B  |                  |
| Interrupt (NMI)                 | 7             | H'000E to H'000F                          | H'001C to H'001F  |                  |
| Trap instruction (#0)           | 8             | H'0010 to H'0011                          | H'0020 to H'0023  |                  |
|                                 | (#1)          | 9   | H'0012 to H'0013  | H'0024 to H'0027 |
|                                 | (#2)          | 10  | H'0014 to H'0015  | H'0028 to H'002B |
|                                 | (#3)          | 11  | H'0016 to H'0017  | H'002C to H'002F |
| CPU address error               | 12            | H'0018 to H'0019                          | H'0030 to H'0033  |                  |
| DMA address error* <sup>3</sup> | 13            | H'001A to H'001B                          | H'0034 to H'0037  |                  |
| Reserved for system use         | 14            | H'001C to H'001D                          | H'0038 to H'003B  |                  |
|                                 | 23            | H'002E to H'602F                          | H'005C to H'005F  |                  |
| User area (open space)          | 24            | H'0030 to H'0031                          | H'0060 to H'0063  |                  |
|                                 | 63            | H'007E to H'007F                          | H'00FC to H'00FF  |                  |

| Exception Source                 | Vector Number | Vector Table Address Offset* <sup>1</sup> |   |                  |
|----------------------------------|---------------|---|---|------------------|
|                                  |               | Normal Mode* <sup>2</sup>                 | Advanced, Middle* <sup>2</sup> ,<br>Maximum* <sup>2</sup> Modes |                  |
| External interrupt               | IRQ0          | 64  | H'0080 to H'0081  | H'0100 to H'0103 |
|                                  | IRQ1          | 65  | H'0082 to H'0083  | H'0104 to H'0107 |
|                                  | IRQ2          | 66  | H'0084 to H'0085  | H'0108 to H'010B |
|                                  | IRQ3          | 67  | H'0086 to H'0087  | H'010C to H'010F |
|                                  | IRQ4          | 68  | H'0088 to H'0089  | H'0110 to H'0113 |
|                                  | IRQ5          | 69  | H'008A to H'008B  | H'0114 to H'0117 |
|                                  | IRQ6          | 70  | H'008C to H'008D  | H'0118 to H'011B |
|                                  | IRQ7          | 71  | H'008E to H'008F  | H'011C to H'011F |
|                                  | IRQ8          | 72  | H'0090 to H'0091  | H'0120 to H'0123 |
|                                  | IRQ9          | 73  | H'0092 to H'0093  | H'0124 to H'0127 |
|                                  | IRQ10         | 74  | H'0094 to H'0095  | H'0128 to H'012B |
| IRQ11                            | 75            | H'0096 to H'0097                          | H'012C to H'012F  |                  |
| Reserved for system use          | 76            | H'0098 to H'0099                          | H'0130 to H'0133  |                  |
|                                  | 79            | H'009E to H'009F                          | H'013C to H'013F  |                  |
| Internal interrupt* <sup>4</sup> | 80            | H'00A0 to H'00A1                          | H'0140 to H'0143  |                  |
|                                  | 255           | H'01FE to H'01FF                          | H'03FC to H'03FF  |                  |

Notes: 1. Lower 16 bits of the address.

2. Not available in this LSI.

3. A DMA address error is generated by the DTC.

4. For details of internal interrupt vectors, see section 5.5, Interrupt Exception Handling Vector Table.

**Table 4.3 Calculation Method of Exception Handling Vector Table Address**

| Exception Source         | Calculation Method of Vector Table Address                 |
|--------------------------|--|
| Reset, CPU address error | Vector table address = (vector table address offset)       |
| Other than above         | Vector table address = VBR + (vector table address offset) |

[Legend]

VBR: Vector base register

Vector table address offset: See table 4.2.

## 4.3 Reset

A reset has priority over any other exception. When the  $\overline{\text{RES}}$  pin goes low, all processing halts and this LSI enters the reset state. To ensure that this LSI is reset, hold the  $\overline{\text{RES}}$  pin low for at least 20 ms with the  $\overline{\text{STBY}}$  pin driven high when the power is turned on. When operation is in progress, hold the  $\overline{\text{RES}}$  pin low for at least 20 cycles.

The chip can also be reset by overflow of the watchdog timer. For details, see section 12, Watchdog Timer (WDT).

A reset initializes the internal state of the CPU and the registers of the on-chip peripheral modules. The interrupt control mode is 0 immediately after a reset.

### 4.3.1 Reset Exception Handling

When the  $\overline{\text{RES}}$  pin goes high after being held low for the necessary time, this LSI starts reset exception handling as follows:

1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized, VBR is cleared to H'00000000, the T bit is cleared to 0 in EXR, and the I bits are set to 1 in EXR and CCR.
2. The reset exception handling vector address is read and transferred to the PC, and program execution starts from the address indicated by the PC.

Figures 4.1 and 4.2 show examples of the reset sequence.


### 4.3.2 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: `MOV.L #xx: 32, SP`).

### 4.3.3 On-Chip Peripheral Functions after Reset Release


After the reset state is released, MSTPCRA and MSTPCRB are initialized to H'0FFF and H'FFFF, respectively, and all modules except the DTC enter module stop mode.

Consequently, on-chip peripheral module registers cannot be read or written to. Register reading and writing is enabled when module stop mode is canceled.



- (1): Reset exception handling vector address (when reset, (1) = H'000000)
- (2): Start address (contents of reset exception handling vector address)
- (3) Start address ((3) = (2))
- (4) First instruction in the exception handling routine

**Figure 4.1 Reset Sequence (On-chip ROM Enabled Advanced Mode)**



- (1)(3) Reset exception handling vector address (when reset, (1) = H'000000, (3) = H'000002)  
 (2)(4) Start address (contents of reset exception handling vector address)  
 (5) Start address ((5) = (2)(4))  
 (6) First instruction in the exception handling routine

Note: \* Seven program wait cycles are inserted.

**Figure 4.2 Reset Sequence**  
**(16-Bit External Access in On-chip ROM Disabled Advanced Mode)**

## 4.4 Traces

Traces are enabled in interrupt control mode 2. Trace mode is not activated in interrupt control mode 0, irrespective of the state of the T bit. Before changing interrupt control modes, the T bit must be cleared. For details on interrupt control modes, see section 5, Interrupt Controller.

If the T bit in EXR is set to 1, trace mode is activated. In trace mode, a trace exception occurs on completion of each instruction. Trace mode is not affected by interrupt masking by CCR. Table 4.4 shows the state of CCR and EXR after execution of trace exception handling. Trace mode is canceled by clearing the T bit in EXR to 0 during the trace exception handling. However, the T bit saved on the stack retains its value of 1, and when control is returned from the trace exception handling routine by the RTE instruction, trace mode resumes. Trace exception handling is not carried out after execution of the RTE instruction.

Interrupts are accepted even within the trace exception handling routine.

**Table 4.4 Status of CCR and EXR after Trace Exception Handling**

| Interrupt Control Mode | CCR                                      |    | EXR      |   |
|------------------------|--|----|----------|---|
|                        | I  | UI | I2 to I0 | T |
| 0                      | Trace exception handling cannot be used. |    |          |   |
| 2                      | 1  | —  | —        | 0 |

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- : Retains the previous value.

## 4.5 Address Error

### 4.5.1 Address Error Source

Instruction fetch, stack operation, or data read/write shown in table 4.5 may cause an address error.

**Table 4.5 Bus Cycle and Address Error**

| Bus Cycle         |            |  |               |
|-------------------|------------|--|---------------|
| Type              | Bus Master | Description  | Address Error |
| Instruction fetch | CPU        | Fetches instructions from even addresses   | No (normal)   |
|                   |            | Fetches instructions from odd addresses  | Occurs        |
|                   |            | Fetches instructions from areas other than on-chip peripheral module space* <sup>1</sup> | No (normal)   |
|                   |            | Fetches instructions from on-chip peripheral module space* <sup>1</sup>                  | Occurs        |
|                   |            | Fetches instructions from external memory space in single-chip mode                      | Occurs        |
|                   |            | Fetches instructions from access prohibited area.* <sup>2</sup>                          | Occurs        |
| Stack operation   | CPU        | Accesses stack when the stack pointer value is even address                              | No (normal)   |
|                   |            | Accesses stack when the stack pointer value is odd                                       | Occurs        |
| Data read/write   | CPU        | Accesses word data from even addresses   | No (normal)   |
|                   |            | Accesses word data from odd addresses  | No (normal)   |
|                   |            | Accesses external memory space in single-chip mode                                       | Occurs        |
|                   |            | Accesses to access prohibited area* <sup>2</sup>   | Occurs        |
| Data read/write   | DTC        | Accesses word data from even addresses   | No (normal)   |
|                   |            | Accesses word data from odd addresses  | No (normal)   |
|                   |            | Accesses external memory space in single-chip mode                                       | Occurs        |
|                   |            | Accesses to access prohibited area* <sup>2</sup>   | Occurs        |

Notes: 1. For on-chip peripheral module space, see section 6, Bus Controller (BSC).

2. For the access-prohibited area, see figure 3.1, Address Map (Advanced Mode) in section 3.4, Address Map.

## 4.5.2 Address Error Exception Handling

When an address error occurs, address error exception handling starts after the bus cycle causing the address error ends and current instruction execution completes. The address error exception handling is as follows:

1. The contents of PC, CCR, and EXR are saved in the stack.
2. The interrupt mask bit is updated and the T bit is cleared to 0.
3. An exception handling vector table address corresponding to the address error is generated, the start address of the exception service routine is loaded from the vector table to PC, and program execution starts from that address.

Even though an address error occurs during a transition to an address error exception handling, the address error is not accepted. This prevents an address error from occurring due to stacking for exception handling, thereby preventing infinitive stacking.

If the SP contents are not a multiple of 2 when an address error exception handling occurs, the stacked values (PC, CCR, and EXR) are undefined.

When an address error occurs, the following is performed to halt the DTC.

- The ERR bit in DTCCR is set to 1.

Table 4.6 shows the state of CCR and EXR after execution of the address error exception handling.

**Table 4.6 Status of CCR and EXR after Address Error Exception Handling**

| Interrupt Control Mode | CCR |    |   | EXR      |
|------------------------|-----|----|---|----------|
|                        | I   | UI | T | I2 to I0 |
| 0                      | 1   | —  | — | —        |
| 2                      | 1   | —  | 0 | 7        |

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- : Retains the previous value.

## 4.6 Interrupts

### 4.6.1 Interrupt Sources

Interrupt sources are NMI, IRQ0 to IRQ11, and on-chip peripheral modules, as shown in table 4.7.

**Table 4.7 Interrupt Sources**

| Type                      | Source  | Number of Sources |
|---------------------------|---|-------------------|
| NMI                       | NMI pin (external input)  | 1                 |
| IRQ0 to IRQ11             | Pins $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ11}}$ (external input) | 12                |
| On-chip peripheral module | Watchdog timer (WDT)  | 1                 |
|                           | A/D converter   | 1                 |
|                           | 16-bit timer pulse unit (TPU)   | 26                |
|                           | 8-bit timer (TMR)   | 12                |
|                           | Serial communications interface (SCI)                                       | 16                |

Different vector numbers and vector table offsets are assigned to different interrupt sources. For vector number and vector table offset, see table 5.2, Interrupt Sources, Vector Address Offsets, and Interrupt Priority in section 5, Interrupt Controller.

### 4.6.2 Interrupt Exception Handling

Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupt control modes and can assign interrupts other than NMI to eight priority/mask levels to enable multiple-interrupt control. The source to start interrupt exception handling and the vector address differ depending on the product. For details, see section 5, Interrupt Controller.

The interrupt exception handling is as follows:

1. The contents of PC, CCR, and EXR are saved in the stack.
2. The interrupt mask bit is updated and the T bit is cleared to 0.
3. An exception handling vector table address corresponding to the interrupt source is generated, the start address of the exception service routine is loaded from the vector table to PC, and program execution starts from that address.

## 4.7 Instruction Exception Handling

There are two instructions that cause exception handling: trap instruction and illegal instruction.

### 4.7.1 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state. The trap instruction exception handling is as follows:

1. The contents of PC, CCR, and EXR are saved in the stack.
2. The interrupt mask bit is updated and the T bit is cleared to 0.
3. An exception handling vector table address corresponding to the vector number specified in the TRAPA instruction is generated, the start address of the exception service routine is loaded from the vector table to PC, and program execution starts from that address.

A start address is read from the vector table corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 4.8 shows the state of CCR and EXR after execution of trap instruction exception handling.

**Table 4.8 Status of CCR and EXR after Trap Instruction Exception Handling**

| Interrupt Control Mode | CCR |    |   | EXR      |
|------------------------|-----|----|---|----------|
|                        | I   | UI | T | I2 to I0 |
| 0                      | 1   | —  | — | —        |
| 2                      | 1   | —  | 0 | —        |

[Legend]

1: Set to 1

0: Cleared to 0

—: Retains the previous value.

## 4.7.2 Exception Handling by Illegal Instruction

The illegal instructions are general illegal instructions and slot illegal instructions. The exception handling by the general illegal instruction starts when an undefined code is executed. The exception handling by the slot illegal instruction starts when a particular instruction (e.g. its code length is two words or more, or it changes the PC contents) at a delay slot (immediately after a delayed branch instruction) is executed. The exception handling by the general illegal instruction and slot illegal instruction is always executable in the program execution state.

The exception handling is as follows:

1. The contents of PC, CCR, and EXR are saved in the stack.
2. The interrupt mask bit is updated and the T bit is cleared to 0.
3. An exception handling vector table address corresponding to the occurred exception is generated, the start address of the exception service routine is loaded from the vector table to PC, and program execution starts from that address.

Table 4.9 shows the state of CCR and EXR after execution of illegal instruction exception handling.

**Table 4.9 Status of CCR and EXR after Illegal Instruction Exception Handling**


| Interrupt Control Mode | CCR |    | EXR |          |
|------------------------|-----|----|-----|----------|
|                        | I   | UI | T   | I2 to I0 |
| 0                      | 1   | —  | —   | —        |
| 2                      | 1   | —  | 0   | —        |

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- : Retains the previous value.

## 4.8 Stack Status after Exception Handling

Figure 4.3 shows the stack after completion of exception handling.



**Figure 4.3 Stack Status after Exception Handling**

## 4.9 Usage Note


When performing stack-manipulating access, this LSI assumes that the lowest address bit is 0. The stack should always be accessed by a word transfer instruction or a longword transfer instruction, and the value of the stack pointer (SP: ER7) should always be kept even. Use the following instructions to save registers:

- PUSH.W Rn (or MOV.W Rn, @-SP)
- PUSH.L ERn (or MOV.L ERn, @-SP)

Use the following instructions to restore registers:

- POP.W Rn (or MOV.W @SP+, Rn)
- POP.L ERn (or MOV.L @SP+, ERn)

Performing stack manipulation while SP is set to an odd value leads to an address error. Figure 4.4 shows an example of operation when the SP value is odd.




**Figure 4.4 Operation when SP Value Is Odd**

# Section 5 Interrupt Controller

## 5.1 Features

- Two interrupt control modes  
Any of two interrupt control modes can be set by means of bits INTM1 and INTM0 in the interrupt control register (INTCR).
- Priority can be assigned by the interrupt priority register (IPR)  
IPR provides for setting interrupt priority. Eight levels can be set for each module for all interrupts except for the interrupt requests listed below. The following five interrupt requests are given priority of 8, therefore they are accepted at all times.
  - NMI
  - Illegal instructions
  - Trace
  - Trap instructions
  - CPU address error
  - DMA address error (occurred in the DTC)
- Independent vector addresses  
All interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.
- Thirteen external interrupts  
NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge detection can be selected for NMI. Falling edge, rising edge, or both edge detection, or level sensing, can be selected for  $\overline{\text{IRQ11}}$  to  $\overline{\text{IRQ0}}$ .
- DTC control  
DTC can be activated by means of interrupts.
- CPU priority control function  
The priority levels can be assigned to the CPU and DTC. The priority level of the CPU can be automatically assigned on an exception generation. Priority can be given to the CPU interrupt exception handling over that of the DTC transfer.

A block diagram of the interrupt controller is shown in figure 5.1.



**Figure 5.1 Block Diagram of Interrupt Controller**

## 5.2 Input/Output Pins

Table 5.1 shows the pin configuration of the interrupt controller.

**Table 5.1 Pin Configuration**

| Name          | I/O   | Function   |
|---------------|-------|--|
| NMI           | Input | Nonmaskable External Interrupt<br>Rising or falling edge can be selected.                          |
| IRQ11 to IRQ0 | Input | Maskable External Interrupts<br>Rising, falling, or both edges, or level sensing, can be selected. |

## 5.3 Register Descriptions

The interrupt controller has the following registers.

- Interrupt control register (INTCR)
- CPU priority control register (CPUPCR)
- Interrupt priority registers A to C, E to H, K, and L (IPRA to IPRC, IPRE to IPRH, IPRK, and IPRL)
- IRQ enable register (IER)
- IRQ sense control registers H and L (ISCRH, ISCRL)
- IRQ status register (ISR)
- Software standby release IRQ enable register (SSIER)

### 5.3.1 Interrupt Control Register (INTCR)

INTCR selects the interrupt control mode, and the detected edge for NMI.

|               |   |   |       |       |       |   |   |   |
|---------------|---|---|-------|-------|-------|---|---|---|
| Bit           | 7 | 6 | 5     | 4     | 3     | 2 | 1 | 0 |
| Bit Name      | — | — | INTM1 | INTM0 | NMIEG | — | — | — |
| Initial Value | 0 | 0 | 0     | 0     | 0     | 0 | 0 | 0 |
| R/W           | R | R | R/W   | R/W   | R/W   | R | R | R |

| Bit    | Bit Name | Initial Value | R/W | Description  |
|--------|----------|---------------|-----|--|
| 7, 6   | —        | All 0         | R   | Reserved<br>These are read-only bits and cannot be modified.   |
| 5      | INTM1    | 0             | R/W | Interrupt Control Select Mode 1 and 0  |
| 4      | INTM0    | 0             | R/W | These bits select either of two interrupt control modes for the interrupt controller.<br>00: Interrupt control mode 0<br>Interrupts are controlled by I bit in CCR.<br>01: Setting prohibited.<br>10: Interrupt control mode 2<br>Interrupts are controlled by bits I2 to I0 in EXR, and IPR.<br>11: Setting prohibited. |
| 3      | NMIEG    | 0             | R/W | NMI Edge Select<br>Selects the input edge for the NMI pin.<br>0: Interrupt request generated at falling edge of NMI input<br>1: Interrupt request generated at rising edge of NMI input  |
| 2 to 0 | —        | All 0         | R   | Reserved<br>These are read-only bits and cannot be modified.   |

### 5.3.2 CPU Priority Control Register (CPUPCR)

CPUPCR sets whether or not the CPU has priority over the DTC. The interrupt exception handling by the CPU can be given priority over that of the DTC transfer. The priority level of the DTC is set by bits DTCP2 to DTCP0 in CPUPCR.

| Bit           | 7      | 6     | 5     | 4     | 3      | 2      | 1      | 0      |
|---------------|--------|-------|-------|-------|--------|--------|--------|--------|
| Bit Name      | CPUPCE | DTCP2 | DTCP1 | DTCP0 | IPSETE | CPUP2  | CPUP1  | CPUP0  |
| Initial Value | 0      | 0     | 0     | 0     | 0      | 0      | 0      | 0      |
| R/W           | R/W    | R/W   | R/W   | R/W   | R/W    | R/(W)* | R/(W)* | R/(W)* |

Note:\* When the IPSETE bit is set to 1, the CPU priority is automatically updated, so these bits cannot be modified.

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 7   | CPUPCE   | 0             | R/W | <p>CPU Priority Control Enable</p> <p>Controls the CPU priority control function. Setting this bit to 1 enables the CPU priority control.</p> <p>0: CPU always has the lowest priority</p> <p>1: CPU priority control enabled</p>  |
| 6   | DTCP2    | 0             | R/W | DTC Priority Level 2 to 0  |
| 5   | DTCP1    | 0             | R/W | These bits set the DTC priority level.   |
| 4   | DTCP0    | 0             | R/W | <p>000: Priority level 0 (lowest)</p> <p>001: Priority level 1</p> <p>010: Priority level 2</p> <p>011: Priority level 3</p> <p>100: Priority level 4</p> <p>101: Priority level 5</p> <p>110: Priority level 6</p> <p>111: Priority level 7 (highest)</p>   |
| 3   | IPSETE   | 0             | R/W | <p>Interrupt Priority Set Enable</p> <p>Controls the function which automatically assigns the interrupt priority level of the CPU. Setting this bit to 1 automatically sets bits CPUP2 to CPUP0 by the CPU interrupt mask bit (I bit in CCR or bits I2 to I0 in EXR).</p> <p>0: Bits CPUP2 to CPUP0 are not updated automatically</p> <p>1: The interrupt mask bit value is reflected in bits CPUP2 to CPUP0</p> |

| Bit | Bit Name | Initial Value | R/W    | Description   |
|-----|----------|---------------|--------|---|
| 2   | CPUP2    | 0             | R/(W)* | CPU Priority Level 2 to 0   |
| 1   | CPUP1    | 0             | R/(W)* | These bits set the CPU priority level. When the CPUPCE is set to 1, the CPU priority control function becomes valid and the priority of CPU processing is assigned in accordance with the settings of bits CPUP2 to CPUP0.<br><br>000: Priority level 0 (lowest)<br>001: Priority level 1<br>010: Priority level 2<br>011: Priority level 3<br>100: Priority level 4<br>101: Priority level 5<br>110: Priority level 6<br>111: Priority level 7 (highest) |
| 0   | CPUP0    | 0             | R/(W)* |   |

Note: \* When the IPSETE bit is set to 1, the CPU priority is automatically updated, so these bits cannot be modified.

### 5.3.3 Interrupt Priority Registers A to C, E to H, K, and L (IPRA to IPRC, IPRE to IPRH, IPRK, and IPRL)

IPR sets priority (levels 7 to 0) for interrupts other than NMI.

Setting a value in the range from B'000 to B'111 in the 3-bit groups of bits 14 to 12, 10 to 8, 6 to 4, and 2 to 0 assigns a priority level to the corresponding interrupt. For the correspondence between the interrupt sources and the IPR settings, see table 5.2.

|               |    |       |       |       |    |       |      |      |
|---------------|----|-------|-------|-------|----|-------|------|------|
| Bit           | 15 | 14    | 13    | 12    | 11 | 10    | 9    | 8    |
| Bit Name      | —  | IPR14 | IPR13 | IPR12 | —  | IPR10 | IPR9 | IPR8 |
| Initial Value | 0  | 1     | 1     | 1     | 0  | 1     | 1    | 1    |
| R/W           | R  | R/W   | R/W   | R/W   | R  | R/W   | R/W  | R/W  |
| Bit           | 7  | 6     | 5     | 4     | 3  | 2     | 1    | 0    |
| Bit Name      | —  | IPR6  | IPR5  | IPR4  | —  | IPR2  | IPR1 | IPR0 |
| Initial Value | 0  | 1     | 1     | 1     | 0  | 1     | 1    | 1    |
| R/W           | R  | R/W   | R/W   | R/W   | R  | R/W   | R/W  | R/W  |

| Bit | Bit Name | Initial Value | R/W | Description   |   |
|-----|----------|---------------|-----|---|---|
| 15  | —        | 0             | R   | Reserved<br>This is a read-only bit and cannot be modified.   |   |
| 14  | IPR14    | 1             | R/W | Sets the priority level of the corresponding interrupt source.<br>000: Priority level 0 (lowest)<br>001: Priority level 1<br>010: Priority level 2<br>011: Priority level 3<br>100: Priority level 4<br>101: Priority level 5<br>110: Priority level 6<br>111: Priority level 7 (highest) |   |
| 13  | IPR13    | 1             | R/W |   |   |
| 12  | IPR12    | 1             | R/W |   |   |
| 11  | —        | 0             | R   |   | Reserved<br>This is a read-only bit and cannot be modified.   |
| 10  | IPR10    | 1             | R/W |   | Sets the priority level of the corresponding interrupt source.<br>000: Priority level 0 (lowest)<br>001: Priority level 1<br>010: Priority level 2<br>011: Priority level 3<br>100: Priority level 4<br>101: Priority level 5<br>110: Priority level 6<br>111: Priority level 7 (highest) |
| 9   | IPR9     | 1             | R/W |   |   |
| 8   | IPR8     | 1             | R/W |   |   |
| 7   | —        | 0             | R   | Reserved<br>This is a read-only bit and cannot be modified.   |   |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 6   | IPR6     | 1             | R/W | Sets the priority level of the corresponding interrupt source.  |
| 5   | IPR5     | 1             | R/W |   |
| 4   | IPR4     | 1             | R/W | 000: Priority level 0 (lowest)<br>001: Priority level 1<br>010: Priority level 2<br>011: Priority level 3<br>100: Priority level 4<br>101: Priority level 5<br>110: Priority level 6<br>111: Priority level 7 (highest) |
| 3   | —        | 0             | R   | Reserved<br>This is a read-only bit and cannot be modified.   |
| 2   | IPR2     | 1             | R/W | Sets the priority level of the corresponding interrupt source.  |
| 1   | IPR1     | 1             | R/W |   |
| 0   | IPR0     | 1             | R/W | 000: Priority level 0 (lowest)<br>001: Priority level 1<br>010: Priority level 2<br>011: Priority level 3<br>100: Priority level 4<br>101: Priority level 5<br>110: Priority level 6<br>111: Priority level 7 (highest) |

### 5.3.4 IRQ Enable Register (IER)

IER enables or disables interrupt requests IRQ11 to IRQ0.

|               |       |       |       |       |        |        |       |       |
|---------------|-------|-------|-------|-------|--------|--------|-------|-------|
| Bit           | 15    | 14    | 13    | 12    | 11     | 10     | 9     | 8     |
| Bit Name      | —     | —     | —     | —     | IRQ11E | IRQ10E | IRQ9E | IRQ8E |
| Initial Value | 0     | 0     | 0     | 0     | 0      | 0      | 0     | 0     |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W    | R/W    | R/W   | R/W   |
| Bit           | 7     | 6     | 5     | 4     | 3      | 2      | 1     | 0     |
| Bit Name      | IRQ7E | IRQ6E | IRQ5E | IRQ4E | IRQ3E  | IRQ2E  | IRQ1E | IRQ0E |
| Initial Value | 0     | 0     | 0     | 0     | 0      | 0      | 0     | 0     |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W    | R/W    | R/W   | R/W   |

| Bit      | Bit Name | Initial Value | R/W | Description  |
|----------|----------|---------------|-----|--|
| 15 to 12 | —        | All 0         | R/W | Reserved<br>These bits are always read as 0. The write value should always be 0. |
| 11       | IRQ11E   | 0             | R/W | IRQ11 Enable<br>The IRQ11 interrupt request is enabled when this bit is 1.       |
| 10       | IRQ10E   | 0             | R/W | IRQ10 Enable<br>The IRQ10 interrupt request is enabled when this bit is 1.       |
| 9        | IRQ9E    | 0             | R/W | IRQ9 Enable<br>The IRQ9 interrupt request is enabled when this bit is 1.         |
| 8        | IRQ8E    | 0             | R/W | IRQ8 Enable<br>The IRQ8 interrupt request is enabled when this bit is 1.         |
| 7        | IRQ7E    | 0             | R/W | IRQ7 Enable<br>The IRQ7 interrupt request is enabled when this bit is 1.         |
| 6        | IRQ6E    | 0             | R/W | IRQ6 Enable<br>The IRQ6 interrupt request is enabled when this bit is 1.         |
| 5        | IRQ5E    | 0             | R/W | IRQ5 Enable<br>The IRQ5 interrupt request is enabled when this bit is 1.         |
| 4        | IRQ4E    | 0             | R/W | IRQ4 Enable<br>The IRQ4 interrupt request is enabled when this bit is 1.         |
| 3        | IRQ3E    | 0             | R/W | IRQ3 Enable<br>The IRQ3 interrupt request is enabled when this bit is 1.         |
| 2        | IRQ2E    | 0             | R/W | IRQ2 Enable<br>The IRQ2 interrupt request is enabled when this bit is 1.         |
| 1        | IRQ1E    | 0             | R/W | IRQ1 Enable<br>The IRQ1 interrupt request is enabled when this bit is 1.         |
| 0        | IRQ0E    | 0             | R/W | IRQ0 Enable<br>The IRQ0 interrupt request is enabled when this bit is 1.         |

### 5.3.5 IRQ Sense Control Registers H and L (ISCRH, ISCR L)

ISCRH and ISCR L select the source that generates an interrupt request on pins  $\overline{\text{IRQ11}}$  to  $\overline{\text{IRQ0}}$ .

Upon changing the setting of ISCR,  $\text{IRQnF}$  ( $n = 0$  to  $11$ ) in ISR is often set to 1 accidentally through an internal operation. In this case, an interrupt exception handling is executed if an  $\text{IRQn}$  interrupt request is enabled. In order to prevent such an accidental interrupt from occurring, the setting of ISCR should be changed while the  $\text{IRQn}$  interrupt is disabled, and then the  $\text{IRQnF}$  in ISR should be cleared to 0.

- ISCRH

|               |         |         |         |         |        |        |        |        |
|---------------|---------|---------|---------|---------|--------|--------|--------|--------|
| Bit           | 15      | 14      | 13      | 12      | 11     | 10     | 9      | 8      |
| Bit Name      | —       | —       | —       | —       | —      | —      | —      | —      |
| Initial Value | 0       | 0       | 0       | 0       | 0      | 0      | 0      | 0      |
| R/W           | R/W     | R/W     | R/W     | R/W     | R/W    | R/W    | R/W    | R/W    |
| Bit           | 7       | 6       | 5       | 4       | 3      | 2      | 1      | 0      |
| Bit Name      | IRQ11SR | IRQ11SF | IRQ10SR | IRQ10SF | IRQ9SR | IRQ9SF | IRQ8SR | IRQ8SF |
| Initial Value | 0       | 0       | 0       | 0       | 0      | 0      | 0      | 0      |
| R/W           | R/W     | R/W     | R/W     | R/W     | R/W    | R/W    | R/W    | R/W    |

- ISCR L

|               |        |        |        |        |        |        |        |        |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Bit           | 15     | 14     | 13     | 12     | 11     | 10     | 9      | 8      |
| Bit Name      | IRQ7SR | IRQ7SF | IRQ6SR | IRQ6SF | IRQ5SR | IRQ5SF | IRQ4SR | IRQ4SF |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |
| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
| Bit Name      | IRQ3SR | IRQ3SF | IRQ2SR | IRQ2SF | IRQ1SR | IRQ1SF | IRQ0SR | IRQ0SF |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |

- ISCRH

| Bit     | Bit Name | Initial Value | R/W | Description   |
|---------|----------|---------------|-----|---|
| 15 to 8 | —        | All 0         | R/W | Reserved<br>These bits are always read as 0. The write value should always be 0.  |
| 7       | IRQ11SR  | 0             | R/W | IRQ11 Sense Control Rise  |
| 6       | IRQ11SF  | 0             | R/W | IRQ11 Sense Control Fall<br>00: Interrupt request generated by low level of $\overline{\text{IRQ11}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ11}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ11}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ11}}$ |
| 5       | IRQ10SR  | 0             | R/W | IRQ10 Sense Control Rise  |
| 4       | IRQ10SF  | 0             | R/W | IRQ10 Sense Control Fall<br>00: Interrupt request generated by low level of $\overline{\text{IRQ10}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ10}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ10}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ10}}$ |
| 3       | IRQ9SR   | 0             | R/W | IRQ9 Sense Control Rise   |
| 2       | IRQ9SF   | 0             | R/W | IRQ9 Sense Control Fall<br>00: Interrupt request generated by low level of $\overline{\text{IRQ9}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ9}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ9}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ9}}$      |
| 1       | IRQ8SR   | 0             | R/W | IRQ8 Sense Control Rise   |
| 0       | IRQ8SF   | 0             | R/W | IRQ8 Sense Control Fall<br>00: Interrupt request generated by low level of $\overline{\text{IRQ8}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ8}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ8}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ8}}$      |

- ISCR\_L

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 15  | IRQ7SR   | 0             | R/W | IRQ7 Sense Control Rise   |
| 14  | IRQ7SF   | 0             | R/W | IRQ7 Sense Control Fall   |
|     |          |               |     | 00: Interrupt request generated by low level of $\overline{\text{IRQ7}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ7}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ7}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ7}}$ |
| 13  | IRQ6SR   | 0             | R/W | IRQ6 Sense Control Rise   |
| 12  | IRQ6SF   | 0             | R/W | IRQ6 Sense Control Fall   |
|     |          |               |     | 00: Interrupt request generated by low level of $\overline{\text{IRQ6}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ6}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ6}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ6}}$ |
| 11  | IRQ5SR   | 0             | R/W | IRQ5 Sense Control Rise   |
| 10  | IRQ5SF   | 0             | R/W | IRQ5 Sense Control Fall   |
|     |          |               |     | 00: Interrupt request generated by low level of $\overline{\text{IRQ5}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ5}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ5}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ5}}$ |
| 9   | IRQ4SR   | 0             | R/W | IRQ4 Sense Control Rise   |
| 8   | IRQ4SF   | 0             | R/W | IRQ4 Sense Control Fall   |
|     |          |               |     | 00: Interrupt request generated by low level of $\overline{\text{IRQ4}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ4}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ4}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ4}}$ |
| 7   | IRQ3SR   | 0             | R/W | IRQ3 Sense Control Rise   |
| 6   | IRQ3SF   | 0             | R/W | IRQ3 Sense Control Fall   |
|     |          |               |     | 00: Interrupt request generated by low level of $\overline{\text{IRQ3}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ3}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ3}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ3}}$ |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 5   | IRQ2SR   | 0             | R/W | IRQ2 Sense Control Rise   |
| 4   | IRQ2SF   | 0             | R/W | IRQ2 Sense Control Fall   |
|     |          |               |     | 00: Interrupt request generated by low level of $\overline{\text{IRQ2}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ2}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ2}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ2}}$ |
| 3   | IRQ1SR   | 0             | R/W | IRQ1 Sense Control Rise   |
| 2   | IRQ1SF   | 0             | R/W | IRQ1 Sense Control Fall   |
|     |          |               |     | 00: Interrupt request generated by low level of $\overline{\text{IRQ1}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ1}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ1}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ1}}$ |
| 1   | IRQ0SR   | 0             | R/W | IRQ0 Sense Control Rise   |
| 0   | IRQ0SF   | 0             | R/W | IRQ0 Sense Control Fall   |
|     |          |               |     | 00: Interrupt request generated by low level of $\overline{\text{IRQ0}}$<br>01: Interrupt request generated at falling edge of $\overline{\text{IRQ0}}$<br>10: Interrupt request generated at rising edge of $\overline{\text{IRQ0}}$<br>11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQ0}}$ |

### 5.3.6 IRQ Status Register (ISR)

ISR is an IRQ11 to IRQ0 interrupt request register.

|               |     |     |     |     |        |        |        |        |
|---------------|-----|-----|-----|-----|--------|--------|--------|--------|
| Bit           | 15  | 14  | 13  | 12  | 11     | 10     | 9      | 8      |
| Bit Name      | —   | —   | —   | —   | IRQ11F | IRQ10F | IRQ9F  | IRQ8F  |
| Initial Value | 0   | 0   | 0   | 0   | 0      | 0      | 0      | 0      |
| R/W           | R/W | R/W | R/W | R/W | R/(W)* | R/(W)* | R/(W)* | R/(W)* |

|               |        |        |        |        |        |        |        |        |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
| Bit Name      | IRQ7F  | IRQ6F  | IRQ5F  | IRQ4F  | IRQ3F  | IRQ2F  | IRQ1F  | IRQ0F  |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| R/W           | R/(W)* |

Note: \* Only 0 can be written, to clear the flag. The bit manipulation instructions or memory operation instructions should be used to clear the flag.

| Bit      | Bit Name | Initial Value | R/W    | Description   |
|----------|----------|---------------|--------|---|
| 15 to 12 | —        | All 0         | R/W    | Reserved<br>These bits are always read as 0. The write value should always be 0.  |
| 11       | IRQ11F   | 0             | R/(W)* | [Setting condition]   |
| 10       | IRQ10F   | 0             | R/(W)* | • When the interrupt selected by ISCR occurs  |
| 9        | IRQ9F    | 0             | R/(W)* | [Clearing conditions]   |
| 8        | IRQ8F    | 0             | R/(W)* | • Writing 0 after reading IRQnF = 1   |
| 7        | IRQ7F    | 0             | R/(W)* | • When interrupt exception handling is executed when low-level sensing is selected and $\overline{\text{IRQn}}$ input is high |
| 6        | IRQ6F    | 0             | R/(W)* | • When IRQn interrupt exception handling is executed when falling-, rising-, or both-edge sensing is selected                 |
| 5        | IRQ5F    | 0             | R/(W)* | • When the DTC is activated by an IRQn interrupt, and the DISEL bit in MRB of the DTC is cleared to 0                         |
| 4        | IRQ4F    | 0             | R/(W)* |   |
| 3        | IRQ3F    | 0             | R/(W)* |   |
| 2        | IRQ2F    | 0             | R/(W)* |   |
| 1        | IRQ1F    | 0             | R/(W)* |   |
| 0        | IRQ0F    | 0             | R/(W)* |   |

Note: \* Only 0 can be written, to clear the flag.

### 5.3.7 Software Standby Release IRQ Enable Register (SSIER)

SSIER selects pins used to leave software standby mode from pins  $\overline{\text{IRQ11}}$  to  $\overline{\text{IRQ0}}$ .

The IRQ interrupt used to leave software standby mode should not be set as the DTC activation source.

|               |     |     |     |     |       |       |      |      |
|---------------|-----|-----|-----|-----|-------|-------|------|------|
| Bit           | 15  | 14  | 13  | 12  | 11    | 10    | 9    | 8    |
| Bit Name      | —   | —   | —   | —   | SSI11 | SSI10 | SSI9 | SSI8 |
| Initial Value | 0   | 0   | 0   | 0   | 0     | 0     | 0    | 0    |
| R/W           | R/W | R/W | R/W | R/W | R/W   | R/W   | R/W  | R/W  |

|               |      |      |      |      |      |      |      |      |
|---------------|------|------|------|------|------|------|------|------|
| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | SSI7 | SSI6 | SSI5 | SSI4 | SSI3 | SSI2 | SSI1 | SSI0 |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |

| Bit      | Bit Name | Initial Value | R/W | Description  |
|----------|----------|---------------|-----|--|
| 15 to 12 | —        | All 0         | R/W | Reserved<br>These bits are always read as 0. The write value should always be 0.   |
| 11       | SSI11    | 0             | R/W | Software Standby Release IRQ Setting   |
| 10       | SSI10    | 0             | R/W | These bits select the $\overline{\text{IRQn}}$ pins used to leave software standby mode (n = 11 to 0).   |
| 9        | SSI9     | 0             | R/W |  |
| 8        | SSI8     | 0             | R/W | 0: IRQn requests are not sampled in software standby mode  |
| 7        | SSI7     | 0             | R/W | 1: When an IRQn request occurs in software standby mode, this LSI leaves software standby mode after the oscillation settling time has elapsed |
| 6        | SSI6     | 0             | R/W |  |
| 5        | SSI5     | 0             | R/W |  |
| 4        | SSI4     | 0             | R/W |  |
| 3        | SSI3     | 0             | R/W |  |
| 2        | SSI2     | 0             | R/W |  |
| 1        | SSI1     | 0             | R/W |  |
| 0        | SSI0     | 0             | R/W |  |

## 5.4 Interrupt Sources

### 5.4.1 External Interrupts

There are thirteen external interrupts: NMI and IRQ11 to IRQ0. These interrupts can be used to leave software standby mode.

**NMI Interrupts:** Nonmaskable interrupt request (NMI) is the highest-priority interrupt, and is always accepted by the CPU regardless of the interrupt control mode or the settings of the CPU interrupt mask bits. The NMIEG bit in INTCR selects whether an interrupt is requested at the rising or falling edge on the NMI pin.

When an NMI interrupt is generated, the interrupt controller determines that an error has occurred, and performs the following procedure.


- Sets the ERR bit in DTCCR to 1.

**IRQn Interrupts:** An IRQn interrupt is requested by a signal input on pins  $\overline{\text{IRQ11}}$  to  $\overline{\text{IRQ0}}$ .  $\overline{\text{IRQn}}$  (n = 11 to 0) have the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling edge, rising edge, or both edges, on pins  $\overline{\text{IRQn}}$ .
- Enabling or disabling of interrupt requests IRQn can be selected by IER.
- The interrupt priority can be set by IPR.
- The status of interrupt requests IRQn is indicated in ISR. ISR flags can be cleared to 0 by software. The bit manipulation instructions and memory operation instructions should be used to clear the flag.

Detection of IRQn interrupts is enabled through the P1ICR, P2ICR, and P5ICR register settings, and does not change regardless of the output setting. However, when a pin is used as an external interrupt input pin, the pin must not be used as an I/O pin for another function by clearing the corresponding DDR bit to 0.

A block diagram of interrupts  $IRQ_n$  is shown in figure 5.2.



**Figure 5.2 Block Diagram of Interrupts  $IRQ_n$**

When the IRQ sensing control in ISCR is set to a low level of signal  $\overline{IRQ_n}$ , the level of  $\overline{IRQ_n}$  should be held low until an interrupt handling starts. Then set the corresponding input signal  $\overline{IRQ_n}$  to high in the interrupt handling routine and clear the  $IRQ_nF$  to 0. Interrupts may not be executed when the corresponding input signal  $\overline{IRQ_n}$  is set to high before the interrupt handling begins.

#### 5.4.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following features:

- For each on-chip peripheral module there are flags that indicate the interrupt request status, and enable bits that enable or disable these interrupts. They can be controlled independently. When the enable bit is set to 1, an interrupt request is issued to the interrupt controller.
- The interrupt priority can be set by means of IPR.
- The DTC can be activated by a TPU, SCI, or other interrupt request.
- DTC activation can be controlled by the CPU priority control enable and DTC priority bits.

## 5.5 Interrupt Exception Handling Vector Table

Table 5.2 lists interrupt exception handling sources, vector address offsets, and interrupt priority.

In the default priority order, a lower vector number corresponds to a higher priority. When interrupt control mode 2 is set, priority levels can be changed by setting the IPR contents. The priority for interrupt sources allocated to the same level in IPR follows the default priority, that is, they are fixed.

**Table 5.2 Interrupt Sources, Vector Address Offsets, and Interrupt Priority**

| Classification | Interrupt Source        | Vector Number | Vector Address Offset*  | IPR              | Priority  | DTC Activation |   |
|----------------|-------------------------|---------------|-------------------------|------------------|-----------|----------------|---|
| External pin   | NMI                     | 7             | H'001C                  | —                | High<br>↑ | —              |   |
|                | IRQ0                    | 64            | H'0100                  | IPRA14 to IPRA12 |           | O              |   |
|                | IRQ1                    | 65            | H'0104                  | IPRA10 to IPRA8  |           | O              |   |
|                | IRQ2                    | 66            | H'0108                  | IPRA6 to IPRA4   |           | O              |   |
|                | IRQ3                    | 67            | H'010C                  | IPRA2 to IPRA0   |           | O              |   |
|                | IRQ4                    | 68            | H'0110                  | IPRB14 to IPRB12 |           | O              |   |
|                | IRQ5                    | 69            | H'0114                  | IPRB10 to IPRB8  |           | O              |   |
|                | IRQ6                    | 70            | H'0118                  | IPRB6 to IPRB4   |           | O              |   |
|                | IRQ7                    | 71            | H'011C                  | IPRB2 to IPRB0   |           | O              |   |
|                | IRQ8                    | 72            | H'0120                  | IPRC14 to IPRC12 |           | O              |   |
|                | IRQ9                    | 73            | H'0124                  | IPRC10 to IPRC8  |           | O              |   |
|                | IRQ10                   | 74            | H'0128                  | IPRC6 to IPRC4   |           | O              |   |
| —              | Reserved for system use | 75            | H'012C                  | IPRC2 to IPRC0   | O         |                |   |
|                |                         | 76            | H'0130                  | —                | —         |                |   |
|                |                         | 77            | H'0134                  | —                | —         |                |   |
|                |                         | 78            | H'0138                  | —                | —         |                |   |
|                |                         | 79            | H'013C                  | —                | —         |                |   |
| WDT            | WOVI                    | 80            | H'0140                  | —                | —         |                |   |
|                |                         | 81            | H'0144                  | IPRE10 to IPRE8  | —         |                |   |
|                |                         | —             | Reserved for system use | 82               | H'0148    | —              | — |
|                |                         |               |                         | 83               | H'014C    | —              | — |
|                |                         |               |                         | 84               | H'015C    | —              | — |
| 85             | H'0154                  |               |                         | —                | —         |                |   |
| A/D            | ADI                     | 86            | H'0158                  | IPRF10 to IPRF8  | Low       | O              |   |

| Classification | Interrupt Source        | Vector Number | Vector Address Offset* | IPR              | Priority | DTC Activation |
|----------------|-------------------------|---------------|------------------------|------------------|----------|----------------|
| —              | Reserved for system use | 87            | H'015C                 | —                | High     | —              |
| TPU_0          | TGI0A                   | 88            | H'0160                 | IPRF6 to IPRF4   | ↑        | O              |
|                | TGI0B                   | 89            | H'0164                 |                  |          | O              |
|                | TGI0C                   | 90            | H'0168                 |                  |          | O              |
|                | TGI0D                   | 91            | H'016C                 |                  |          | O              |
|                | TCI0V                   | 92            | H'0170                 |                  |          | —              |
| TPU_1          | TGI1A                   | 93            | H'0174                 | IPRF2 to IPRF0   | ↑        | O              |
|                | TGI1B                   | 94            | H'0178                 |                  |          | O              |
|                | TCI1V                   | 95            | H'017C                 |                  |          | —              |
|                | TCI1U                   | 96            | H'0180                 |                  |          | —              |
| TPU_2          | TGI2A                   | 97            | H'0184                 | IPRG14 to IPRG12 | ↑        | O              |
|                | TGI2B                   | 98            | H'0188                 |                  |          | O              |
|                | TCI2V                   | 99            | H'018C                 |                  |          | —              |
|                | TCI2U                   | 100           | H'0190                 |                  |          | —              |
| TPU_3          | TGI3A                   | 101           | H'0194                 | IPRG10 to IPRG8  | ↑        | O              |
|                | TGI3B                   | 102           | H'0198                 |                  |          | O              |
|                | TGI3C                   | 103           | H'019C                 |                  |          | O              |
|                | TGI3D                   | 104           | H'01A0                 |                  |          | O              |
|                | TCI3V                   | 105           | H'01A4                 |                  |          | —              |
| TPU_4          | TGI4A                   | 106           | H'01A8                 | IPRG6 to IPRG4   | ↑        | O              |
|                | TGI4B                   | 107           | H'01AC                 |                  |          | O              |
|                | TCI4V                   | 108           | H'01B0                 |                  |          | —              |
|                | TCI4U                   | 109           | H'01B4                 |                  |          | —              |
| TPU_5          | TGI5A                   | 110           | H'01B8                 | IPRG2 to IPRG0   | ↑        | O              |
|                | TGI5B                   | 111           | H'01BC                 |                  |          | O              |
|                | TCI5V                   | 112           | H'01C0                 |                  |          | —              |
|                | TCI5U                   | 113           | H'01C4                 |                  |          | —              |
| —              | Reserved for system use | 114           | H'01C8                 | —                | ↑        | —              |
|                |                         | 115           | H'01CC                 |                  |          | —              |
| TMR_0          | CMIOA                   | 116           | H'01D0                 | IPRH14 to IPRH12 | ↑        | O              |
|                | CMIOB                   | 117           | H'01D4                 |                  |          | O              |
|                | OV0I                    | 118           | H'01D8                 |                  |          | Low            |

| Classification | Interrupt Source        | Vector Number | Vector Address Offset* | IPR             | Priority | DTC Activation |
|----------------|-------------------------|---------------|------------------------|-----------------|----------|----------------|
| TMR_1          | CMI1A                   | 119           | H'01DC                 | IPRH10 to IPRH8 | High     | O              |
|                | CMI1B                   | 120           | H'01E0                 |                 |          | O              |
|                | OV1I                    | 121           | H'01E4                 |                 |          | —              |
| TMR_2          | CMI2A                   | 122           | H'01E8                 | IPRH6 to IPRH4  |          | O              |
|                | CMI2B                   | 123           | H'01EC                 |                 |          | O              |
|                | OV2I                    | 124           | H'01F0                 |                 |          | —              |
| TMR_3          | CMI3A                   | 125           | H'01F4                 | IPRH2 to IPRH0  |          | O              |
|                | CMI3B                   | 126           | H'01F8                 |                 |          | O              |
|                | OV3I                    | 127           | H'01FC                 |                 |          | —              |
| —              | Reserved for system use | 128           | H'0200                 | —               |          | —              |
|                |                         | 129           | H'0204                 |                 |          | —              |
|                |                         | 130           | H'0208                 |                 |          | —              |
|                |                         | 131           | H'020C                 |                 |          | —              |
|                |                         | 132           | H'0210                 |                 |          | —              |
|                |                         | 133           | H'0214                 |                 |          | —              |
|                |                         | 134           | H'0218                 |                 |          | —              |
|                |                         | 135           | H'021C                 |                 |          | —              |
|                |                         | 136           | H'0220                 |                 |          | —              |
|                |                         | 137           | H'0224                 |                 |          | —              |
|                |                         | 138           | H'0228                 |                 |          | —              |
|                |                         | 139           | H'022C                 |                 |          | —              |
|                |                         | 140           | H'0230                 |                 |          | —              |
|                |                         | 141           | H'0234                 |                 |          | —              |
|                |                         | 142           | H'0238                 |                 |          | —              |
| 143            | H'023C                  | —             |                        |                 |          |                |
| SCI_0          | ERIO                    | 144           | H'0240                 | IPRK6 to IPRK4  |          | —              |
|                | RXIO                    | 145           | H'0244                 |                 |          | O              |
|                | TXIO                    | 146           | H'0248                 |                 |          | O              |
|                | TEIO                    | 147           | H'024C                 |                 |          | —              |
| SCI_1          | ERI1                    | 148           | H'0250                 | IPRK2 to IPRK0  |          | —              |
|                | RX1I                    | 149           | H'0254                 |                 |          | O              |
|                | TX1I                    | 150           | H'0258                 |                 |          | O              |
|                | TE1I                    | 151           | H'025C                 |                 |          | Low            |

| Classification | Interrupt Source        | Vector Number | Vector Address Offset* | IPR              | Priority | DTC Activation |
|----------------|-------------------------|---------------|------------------------|------------------|----------|----------------|
| SCI_2          | ERI2                    | 152           | H'0260                 | IPRL14 to IPRL12 | High     | —              |
|                | RXI2                    | 153           | H'0264                 |                  |          | O              |
|                | TXI2                    | 154           | H'0268                 |                  |          | O              |
|                | TEI2                    | 155           | H'026C                 |                  |          | —              |
| —              | Reserved for system use | 156           | H'0270                 | —                | ↑        | —              |
|                |                         | 157           | H'0274                 |                  |          | —              |
|                |                         | 158           | H'0278                 |                  |          | —              |
|                |                         | 159           | H'027C                 |                  |          | —              |
| SCI_4          | ERI4                    | 160           | H'0280                 | IPRL6 to IPRL4   | ↑        | —              |
|                | RXI4                    | 161           | H'0284                 |                  |          | O              |
|                | TXI4                    | 162           | H'0288                 |                  |          | O              |
|                | TEI4                    | 163           | H'028C                 |                  |          | —              |
| —              | Reserved for system use | 164           | H'0290                 | —                | ↑        | —              |
|                |                         |               |                        |                  |          |                |
|                |                         | 255           | H'03FC                 |                  | Low      | —              |

Note: \* Lower 16 bits of the start address in advanced, middle, and maximum modes.

## 5.6 Interrupt Control Modes and Interrupt Operation

The interrupt controller has two interrupt control modes: interrupt control mode 0 and interrupt control mode 2. Interrupt operations differ depending on the interrupt control mode. The interrupt control mode is selected by INTCR. Table 5.3 shows the differences between interrupt control mode 0 and interrupt control mode 2.


**Table 5.3 Interrupt Control Modes**

| Interrupt Control Mode | Priority Setting Register | Interrupt Mask Bit | Description  |
|------------------------|---------------------------|--------------------|--|
| 0                      | Default                   | I                  | The priority levels of the interrupt sources are fixed default settings.<br>The interrupts except for NMI is masked by the I bit.                |
| 2                      | IPR                       | I2 to I0           | Eight priority levels can be set for interrupt sources except for NMI with IPR.<br>8-level interrupt mask control is performed by bits I2 to I0. |

### 5.6.1 Interrupt Control Mode 0

In interrupt control mode 0, interrupt requests except for NMI are masked by the I bit in CCR of the CPU. Figure 5.3 shows a flowchart of the interrupt acceptance operation in this case.

1. If an interrupt request occurs when the corresponding interrupt enable bit is set to 1, the interrupt request is sent to the interrupt controller.
2. If the I bit in CCR is set to 1, only an NMI interrupt is accepted, and other interrupt requests are held pending. If the I bit is cleared to 0, an interrupt request is accepted.
3. For multiple interrupt requests, the interrupt controller selects the interrupt request with the highest priority, sends the request to the CPU, and holds other interrupt requests pending.
4. When the CPU accepts the interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
5. The PC and CCR contents are saved to the stack area during the interrupt exception handling. The PC contents saved on the stack are the address of the first instruction to be executed after returning from the interrupt handling routine.
6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.
7. The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.




**Figure 5.3 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0**

## 5.6.2 Interrupt Control Mode 2

In interrupt control mode 2, interrupt requests except for NMI are masked by comparing the interrupt mask level (I2 to I0 bits) in EXR of the CPU and the IPR setting. There are eight levels in mask control. Figure 5.4 shows a flowchart of the interrupt acceptance operation in this case.

1. If an interrupt request occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.
2. For multiple interrupt requests, the interrupt controller selects the interrupt request with the highest priority according to the IPR setting, and holds other interrupt requests pending. If multiple interrupt requests have the same priority, an interrupt request is selected according to the default setting shown in table 5.2.
3. Next, the priority of the selected interrupt request is compared with the interrupt mask level set in EXR. When the interrupt request does not have priority over the mask level set, it is held pending, and only an interrupt request with a priority over the interrupt mask level is accepted.
4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
5. The PC, CCR, and EXR contents are saved to the stack area during interrupt exception handling. The PC saved on the stack is the address of the first instruction to be executed after returning from the interrupt handling routine.
6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priority of the accepted interrupt. If the accepted interrupt is NMI, the interrupt mask level is set to H'7.
7. The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.



**Figure 5.4 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2**

### 5.6.3 Interrupt Exception Handling Sequence

Figure 5.5 shows the interrupt exception handling sequence. The example is for the case where interrupt control mode 0 is set in maximum mode, and the program area and stack area are in on-chip memory.




Figure 5.5 Interrupt Exception Handling

## 5.6.4 Interrupt Response Times

Table 5.4 shows interrupt response times – the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine. The symbols for execution states used in table 5.4 are explained in table 5.5.

The stack area in on-chip RAM enables high-speed processing.

**Table 5.4 Interrupt Response Times**

| Execution State   | Normal Mode* <sup>5</sup>                         |                          | Advanced Mode                                     |                            | Maximum Mode* <sup>5</sup> |                          |
|---|---|--------------------------|---|----------------------------|----------------------------|--------------------------|
|   | Interrupt Control Mode 0                          | Interrupt Control Mode 2 | Interrupt Control Mode 0                          | Interrupt Control Mode 2   | Interrupt Control Mode 0   | Interrupt Control Mode 2 |
|   | Interrupt priority determination* <sup>1</sup>    |                          |   |                            | 3                          |                          |
| Number of states until executing instruction ends* <sup>2</sup> |   |                          |   | 1 to 19 + 2·S <sub>I</sub> |                            |                          |
| PC, CCR, EXR stacking   | S <sub>K</sub> to 2·S <sub>K</sub> * <sup>6</sup> | 2·S <sub>K</sub>         | S <sub>K</sub> to 2·S <sub>K</sub> * <sup>6</sup> | 2·S <sub>K</sub>           | 2·S <sub>K</sub>           | 2·S <sub>K</sub>         |
| Vector fetch  |   |                          |   | S <sub>n</sub>             |                            |                          |
| Instruction fetch* <sup>3</sup>                                 |   |                          |   | 2·S <sub>I</sub>           |                            |                          |
| Internal processing* <sup>4</sup>                               |   |                          |   | 2                          |                            |                          |
| Total (using on-chip memory)                                    | 10 to 31  | 11 to 31                 | 10 to 31  | 11 to 31                   | 11 to 31                   | 11 to 31                 |

- Notes:
1. Two states for an internal interrupt.
  2. In the case of the MULXS or DIVXS instruction
  3. Prefetch after interrupt acceptance or for an instruction in the interrupt handling routine.
  4. Internal operation after interrupt acceptance or after vector fetch
  5. Not available in this LSI.
  6. When setting the SP value to 4n, the interrupt response time is S<sub>K</sub>; when setting to 4n + 2, the interrupt response time is 2·S<sub>K</sub>.

**Table 5.5 Number of Execution States in Interrupt Handling Routine**

| Symbol                   | On-Chip Memory | Object of Access |                |                |                |
|--------------------------|----------------|------------------|----------------|----------------|----------------|
|                          |                | External Device  |                |                |                |
|                          |                | 8-Bit Bus        |                | 16-Bit Bus     |                |
|                          |                | 2-State Access   | 3-State Access | 2-State Access | 3-State Access |
| Vector fetch $S_h$       | 1              | 8                | 12 + 4m        | 4              | 6 + 2m         |
| Instruction fetch $S_i$  | 1              | 4                | 6 + 2m         | 2              | 3 + m          |
| Stack manipulation $S_x$ | 1              | 8                | 12 + 4m        | 4              | 6 + 2m         |

[Legend]

m: Number of wait cycles in an external device access.


### 5.6.5 DTC Activation by Interrupt

The DTC can be activated by an interrupt. In this case, the following options are available:

- Interrupt request to the CPU
- Activation request to the DTC
- Combination of the above

For details on interrupt requests that can be used to activate the DTC, see table 5.2 and section 7, Data Transfer Controller (DTC).

Figure 5.6 shows a block diagram of the DTC and interrupt controller.



**Figure 5.6 Block Diagram of DTC and Interrupt Controller**

**Selection of Interrupt Sources:** Each interrupt source is set for a DTC activation request or a CPU interrupt request by the DTCE bit in DTCERA to DTCERH of the DTC.

Specifying the DISEL bit in MRB of the DTC generates an interrupt request to the CPU by clearing the DTCE bit to 0 after the individual DTC data transfer.

Note that when the DTC performs a predetermined number of data transfers and the transfer counter indicates 0, an interrupt request is also made to the CPU by clearing the DTCE bit to 0 after the DTC data transfer.

When the same interrupt source is set as both the DTC activation source and CPU interrupt source, the DTC must be given priority over the CPU. If the IPSETE is set to 1, the priority is determined according to the IPR setting. Therefore, the CPUP setting or the IPR setting corresponding to the interrupt source must be set to lower than or equal to the DTCP setting. If the CPU is given priority over the DTC, the DTC may not be activated, and the data transfer may not be performed.

**Priority Determination:** The DTC activation source is selected according to the default priority, and the selection is not affected by its mask level or priority level. For respective priority levels, see table 7.1, Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs.

**Operation Order:** If the same interrupt is selected as both the DTC activation source and CPU interrupt source, the CPU interrupt exception handling is performed after the DTC data transfer. If the same interrupt is selected as the DTC activation source or CPU interrupt source, respective operations are performed independently.

Table 5.6 lists the selection of interrupt sources and interrupt source clear control by means of the setting of the DTCE bit in DTCERA to DTCERH of the DTC, and the DISEL bit in MRB of the DTC.

**Table 5.6 Interrupt Source Selection and Clear Control**

| DTC Setting |       | Interrupt Source Selection/Clear Control |     |
|-------------|-------|--|-----|
| DTCE        | DISEL | DTC                                      | CPU |
| 0           | *     | X  | √   |
| 1           | 0     | √  | X   |
|             | 1     | O  | √   |

[Legend]

- √: The corresponding interrupt is used. The interrupt source is cleared.  
(The interrupt source flag must be cleared in the CPU interrupt handling routine.)
- O: The corresponding interrupt is used. The interrupt source is not cleared.
- X: The corresponding interrupt is not available.
- \*: Don't care.

**Usage Note:** The interrupt sources of the SCI and A/D converter are cleared according to the setting shown in table 5.6, when the DTC reads/writes the prescribed register.

To initiate multiple channels for the DTC with the same interrupt, the same priority should be assigned.

## 5.7 CPU Priority Control Function Over DTC

The interrupt controller has a function to control the priority between the DTC and the CPU by assigning a priority levels to the DTC and CPU. Since the priority level can automatically be assigned to the CPU on an interrupt occurrence, it is possible to execute the CPU interrupt exception handling prior to the DTC transfer.

The priority level of the CPU is assigned by bits CPUP2 to CPUP0 in CPUPCR. The priority level of the DTC is assigned by bits DTCP2 to DTCP0 in CPUPCR.

The priority control function over the DTC is enabled by setting the CPUPCE bit in CPUPCR to 1. When the CPUPCE bit is 1, the DTC activation source is controlled according to the respective priority level.

The DTC activation source is controlled according to the priority level of the CPU indicated by bits CPUP2 to CPUP0 and the priority level of the DTC indicated by bits DTCP2 to DTCP0. If the CPU has priority, the DTC activation source is held. The DTC is activated when the condition by which the activation source is held is cancelled (CPUPCE = 1 and value of bits CPUP2 to CPUP0 is greater than that of bits DTCP2 to DTCP0). The priority level of the DTC is assigned by the DTCP2 to DTCP0 bits in CPUPCR regardless of the activation source.

There are two methods for assigning the priority level to the CPU by the IPSETE bit in CPUPCR. Setting the IPSETE bit to 1 enables a function to automatically assign the value of the interrupt mask bit of the CPU to the CPU priority level. Clearing the IPSETE bit to 0 disables the function to automatically assign the priority level. Therefore, the priority level is assigned directly by software rewriting bits CPUP2 to CPUP0. Even if the IPSETE bit is 1, the priority level of the CPU is software assignable by rewriting the interrupt mask bit of the CPU (I bit in CCR or I2 to I0 bits in EXR).

The priority level which is automatically assigned when the IPSETE bit is 1 differs according to the interrupt control mode.

In interrupt control mode 0, the I bit in CCR of the CPU is reflected in bit CPUP2. Bits CPUP1 and CPUP0 are fixed 0. In interrupt control mode 2, the values of bits I2 to I0 in EXR of the CPU are reflected in bits CPUP2 to CPUP0.

Table 5.7 shows the CPU priority control.

**Table 5.7 CPU Priority Control**

| Interrupt Control Mode | Interrupt Priority | Interrupt Mask Bit | IPSETE in CPUPCR | Control Status |                            |
|------------------------|--------------------|--------------------|------------------|----------------|----------------------------|
|                        |                    |                    |                  | CPUP2 to CPUP0 | Updating of CPUP2 to CPUP0 |
| 0                      | Default            | I = any            | 0                | B'111 to B'000 | Enabled                    |
|                        |                    | I = 0              | 1                | B'000          | Disabled                   |
|                        |                    | I = 1              |                  | B'100          |                            |
| 2                      | IPR setting        | I2 to I0           | 0                | B'111 to B'000 | Enabled                    |
|                        |                    |                    | 1                | I2 to I0       | Disabled                   |

Table 5.8 shows a setting example of the priority control function over the DTC and the transfer request control state.

**Table 5.8 Example of Priority Control Function Setting and Control State**


| Interrupt Control Mode | CPUPCE in CPUPCR | CPUP2 to CPUP0 | DTCP2 to DTCP0 | Transfer Request Control State |         |
|------------------------|------------------|----------------|----------------|--------------------------------|---------|
|                        |                  |                |                | DTC                            |         |
| 0                      | 0                | Any            | Any            | Enabled                        |         |
|                        |                  | 1              | B'000          | B'000                          | Enabled |
|                        |                  |                | B'100          | B'000                          | Masked  |
|                        |                  |                | B'100          | B'000                          | Masked  |
|                        |                  |                | B'100          | B'111                          | Enabled |
|                        |                  |                | B'000          | B'111                          | Enabled |
| 2                      | 1                | Any            | Any            | Enabled                        |         |
|                        |                  | B'000          | B'000          | Enabled                        |         |
|                        |                  | B'000          | B'011          | Enabled                        |         |
|                        |                  | B'011          | B'011          | Enabled                        |         |
|                        |                  | B'100          | B'011          | Masked                         |         |
|                        |                  | B'101          | B'011          | Masked                         |         |
|                        |                  | B'110          | B'011          | Masked                         |         |
|                        |                  | B'111          | B'011          | Masked                         |         |
|                        |                  | B'101          | B'011          | Masked                         |         |
|                        |                  | B'101          | B'110          | Enabled                        |         |

## 5.8 Usage Notes

### 5.8.1 Conflict between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to mask the interrupt, the masking becomes effective after execution of the instruction.

When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request with priority over that interrupt, interrupt exception handling will be executed for the interrupt with priority, and another interrupt will be ignored. The same also applies when an interrupt source flag is cleared to 0. Figure 5.7 shows an example in which the TCIEV bit in TIER of the TPU is cleared to 0. The above conflict will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.



**Figure 5.7 Conflict between Interrupt Generation and Disabling**

If an interrupt is generated immediately before rewriting the DTC enable bit, both DTC activation and CPU interrupt exception handling are executed. To rewrite the DTC enable bit, execute this while the corresponding interrupt request is not generated.

## 5.8.2 Instructions that Disable Interrupts

Instructions that disable interrupts immediately after execution are LDC, ANDC, ORC, and XORC. After any of these instructions is executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

## 5.8.3 Times when Interrupts are Disabled

There are times when interrupt acceptance is disabled by the interrupt controller.

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU has updated the mask level with an LDC, ANDC, ORC, or XORC instruction, and for a period of writing to the registers of the interrupt controller.

## 5.8.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B and the EEPMOV.W instructions.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at the end of the individual transfer cycle. The PC value saved on the stack in this case is the address of the next instruction. Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

```
L1 :   EEPMOV.W  
      MOV.W  R4, R4  
      BNE   L1
```

## 5.8.5 Interrupts during Execution of MOVMD and MOVSD Instructions

With the MOVMD or MOVSD instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at the end of the individual transfer cycle. The PC value saved on the stack in this case is the address of the MOVMD or MOVSD instruction. The transfer of the remaining data is resumed after returning from the interrupt handling routine.

## 5.8.6 Interrupts of Peripheral Modules

To clear an interrupt request flag by the CPU, the flag should be read from after clearing if the peripheral module clock is generated by dividing the system clock. This makes the request signal synchronized with the system clock. For details, see section 17.5.1, Notes on Clock Pulse Generator.

# Section 6 Bus Controller (BSC)

This LSI has an on-chip bus controller (BSC) that manages the external address space divided into eight areas.

The bus controller also has a bus arbitration function, and controls the operation of the internal bus masters; CPU and DTC.

## 6.1 Features

- Manages external address space in area units  
Manages the external address space divided into eight areas.  
Chip select signals ( $\overline{CS0}$  to  $\overline{CS7}$ ) can be output for each area.  
Bus specifications can be set independently for each area.  
8-bit access or 16-bit access can be selected for each area.  
Burst ROM, byte control SRAM, or address/data multiplexed I/O interface can be set.  
An endian conversion function is provided to connect a device of little endian.
- Basic bus interface  
This interface can be connected to the SRAM and ROM.  
2-state access or 3-state access can be selected for each area.  
Program wait cycles can be inserted for each area.  
Wait cycles can be inserted by the  $\overline{WAIT}$  pin.  
Extension cycles can be inserted while  $\overline{CSn}$  is asserted for each area ( $n = 0$  to  $7$ ).  
The negation timing of the read strobe signal ( $\overline{RD}$ ) can be modified.
- Byte control SRAM interface  
Byte control SRAM interface can be set for areas 0 to 7.  
The SRAM that has a byte control pin can be directly connected.
- Burst ROM interface  
Burst ROM interface can be set for areas 0 and 1.  
Burst ROM interface parameters can be set independently for areas 0 and 1.
- Address/data multiplexed I/O interface  
Address/data multiplexed I/O interface can be set for areas 3 to 7.
- Idle cycle insertion  
Idle cycles can be inserted between external read accesses to different areas.  
Idle cycles can be inserted before the external write access after an external read access.  
Idle cycles can be inserted before the external read access after an external write access.

- Write buffer function

External write cycles and internal accesses can be executed in parallel

Write accesses to the on-chip peripheral module and on-chip memory accesses can be executed in parallel

- External bus release function

- Bus arbitration function


Includes a bus arbiter that arbitrates bus mastership between the CPU and DTC

- Multi-clock function

The internal peripheral functions can be operated in synchronization with the peripheral module clock ( $P\phi$ ). Accesses to the external address space can be operated in synchronization with the external bus clock ( $B\phi$ ).

- The bus start ( $\overline{BS}$ ) and read/write ( $RD/\overline{WR}$ ) signals can be output.

A block diagram of the bus controller is shown in figure 6.1.



**Figure 6.1 Block Diagram of Bus Controller**

## 6.2 Register Descriptions

The bus controller has the following registers.

- Bus width control register (ABWCR)
- Access state control register (ASTCR)
- Wait control register A (WTCRA)
- Wait control register B (WTCRB)
- Read strobe timing control register (RDNCR)
- $\overline{\text{CS}}$  assertion period control register (CSACR)
- Idle control register (IDLCR)
- Bus control register 1 (BCR1)
- Bus control register 2 (BCR2)
- Endian control register (ENDIANCR)
- SRAM mode control register (SRAMCR)
- Burst ROM interface control register (BROMCR)
- Address/data multiplexed I/O control register (MPXCR)

## 6.2.1 Bus Width Control Register (ABWCR)

ABWCR specifies the data bus width for each area in the external address space.

| Bit           | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit Name      | ABWH7 | ABWH6 | ABWH5 | ABWH4 | ABWH3 | ABWH2 | ABWH1 | ABWH0 |
| Initial Value | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1/0   |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit Name      | ABWL7 | ABWL6 | ABWL5 | ABWL4 | ABWL3 | ABWL2 | ABWL1 | ABWL0 |
| Initial Value | 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

Note: \* Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is H'FFFF.

| Bit | Bit Name | Initial Value* <sup>1</sup> | R/W | Description  |
|-----|----------|-----------------------------|-----|--|
| 15  | ABWH7    | 1                           | R/W | Area 7 to 0 Bus Width Control  |
| 14  | ABWH6    | 1                           | R/W | These bits select whether the corresponding area is to be designated as 8-bit access space or 16-bit access space. |
| 13  | ABWH5    | 1                           | R/W |  |
| 12  | ABWH4    | 1                           | R/W | ABWHn ABWLn (n = 7 to 0)   |
| 11  | ABWH3    | 1                           | R/W | × 0: Setting prohibited  |
| 10  | ABWH2    | 1                           | R/W | 0 1: Area n is designated as 16-bit access space   |
| 9   | ABWH1    | 1                           | R/W | 1 1: Area n is designated as 8-bit access space* <sup>2</sup>  |
| 8   | ABWL0    | 1/0                         | R/W |  |
| 7   | ABWL7    | 1                           | R/W |  |
| 6   | ABWL6    | 1                           | R/W |  |
| 5   | ABWL5    | 1                           | R/W |  |
| 4   | ABWL4    | 1                           | R/W |  |
| 3   | ABWL3    | 1                           | R/W |  |
| 2   | ABWL2    | 1                           | R/W |  |
| 1   | ABWL1    | 1                           | R/W |  |
| 0   | ABWL0    | 1                           | R/W |  |

[Legend]

×: Don't care

- Notes:
1. Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is H'FFFF.
  2. An address space specified as byte control SRAM interface must not be specified as 8-bit access space.

## 6.2.2 Access State Control Register (ASTCR)

ASTCR designates each area in the external address space as either 2-state access space or 3-state access space and enables/disables wait cycle insertion.

|               |      |      |      |      |      |      |      |      |
|---------------|------|------|------|------|------|------|------|------|
| Bit           | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    |
| Bit Name      | AST7 | AST6 | AST5 | AST4 | AST3 | AST2 | AST1 | AST0 |
| Initial Value | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |
| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | —    | —    | —    | —    | —    | —    | —    | —    |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R    | R    | R    | R    | R    | R    | R    | R    |

| Bit    | Bit Name | Initial Value | R/W | Description  |
|--------|----------|---------------|-----|--|
| 15     | AST7     | 1             | R/W | Area 7 to 0 Access State Control   |
| 14     | AST6     | 1             | R/W | These bits select whether the corresponding area is to be designated as 2-state access space or 3-state access space. Wait cycle insertion is enabled or disabled at the same time.<br>0: Area n is designated as 2-state access space<br>Wait cycle insertion in area n access is disabled<br>1: Area n is designated as 3-state access space<br>Wait cycle insertion in area n access is enabled<br>(n = 7 to 0) |
| 13     | AST5     | 1             | R/W |  |
| 12     | AST4     | 1             | R/W |  |
| 11     | AST3     | 1             | R/W |  |
| 10     | AST2     | 1             | R/W |  |
| 9      | AST1     | 1             | R/W |  |
| 8      | AST0     | 1             | R/W |  |
| 7 to 0 | —        | All 0         | R   |  |

### 6.2.3 Wait Control Registers A and B (WTCRA, WTCRB)

WTCRA and WTCRB select the number of program wait cycles for each area in the external address space.

#### • WTCRA

|               |    |     |     |     |    |     |     |     |
|---------------|----|-----|-----|-----|----|-----|-----|-----|
| Bit           | 15 | 14  | 13  | 12  | 11 | 10  | 9   | 8   |
| Bit Name      | —  | W72 | W71 | W70 | —  | W62 | W61 | W60 |
| Initial Value | 0  | 1   | 1   | 1   | 0  | 1   | 1   | 1   |
| R/W           | R  | R/W | R/W | R/W | R  | R/W | R/W | R/W |
| Bit           | 7  | 6   | 5   | 4   | 3  | 2   | 1   | 0   |
| Bit Name      | —  | W52 | W51 | W50 | —  | W42 | W41 | W40 |
| Initial Value | 0  | 1   | 1   | 1   | 0  | 1   | 1   | 1   |
| R/W           | R  | R/W | R/W | R/W | R  | R/W | R/W | R/W |

#### • WTCRB

|               |    |     |     |     |    |     |     |     |
|---------------|----|-----|-----|-----|----|-----|-----|-----|
| Bit           | 15 | 14  | 13  | 12  | 11 | 10  | 9   | 8   |
| Bit Name      | —  | W32 | W31 | W30 | —  | W22 | W21 | W20 |
| Initial Value | 0  | 1   | 1   | 1   | 0  | 1   | 1   | 1   |
| R/W           | R  | R/W | R/W | R/W | R  | R/W | R/W | R/W |
| Bit           | 7  | 6   | 5   | 4   | 3  | 2   | 1   | 0   |
| Bit Name      | —  | W12 | W11 | W10 | —  | W02 | W01 | W00 |
| Initial Value | 0  | 1   | 1   | 1   | 0  | 1   | 1   | 1   |
| R/W           | R  | R/W | R/W | R/W | R  | R/W | R/W | R/W |

- WTCRA

| Bit | Bit Name | Initial Value | R/W | Description   |   |   |
|-----|----------|---------------|-----|---|---|---|
| 15  | —        | 0             | R   | Reserved<br>This is a read-only bit and cannot be modified.   |   |   |
| 14  | W72      | 1             | R/W | Area 7 Wait Control 2 to 0  |   |   |
| 13  | W71      | 1             | R/W | These bits select the number of program wait cycles when accessing area 7 while bit AST7 in ASTCR is 1.<br>000: Program wait cycle not inserted<br>001: 1 program wait cycle inserted<br>010: 2 program wait cycles inserted<br>011: 3 program wait cycles inserted<br>100: 4 program wait cycles inserted<br>101: 5 program wait cycles inserted<br>110: 6 program wait cycles inserted<br>111: 7 program wait cycles inserted |   |   |
| 12  | W70      | 1             | R/W |   |   |   |
| 11  | —        | 0             | R   |   | Reserved<br>This is a read-only bit and cannot be modified.   |   |
| 10  | W62      | 1             | R/W |   | Area 6 Wait Control 2 to 0  |   |
| 9   | W61      | 1             | R/W |   | These bits select the number of program wait cycles when accessing area 6 while bit AST6 in ASTCR is 1.<br>000: Program wait cycle not inserted<br>001: 1 program wait cycle inserted<br>010: 2 program wait cycles inserted<br>011: 3 program wait cycles inserted<br>100: 4 program wait cycles inserted<br>101: 5 program wait cycles inserted<br>110: 6 program wait cycles inserted<br>111: 7 program wait cycles inserted |   |
| 8   | W60      | 1             | R/W |   |   |   |
| 7   | —        | 0             | R   |   |   | Reserved<br>This is a read-only bit and cannot be modified. |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 6   | W52      | 1             | R/W | Area 5 Wait Control 2 to 0   |
| 5   | W51      | 1             | R/W | These bits select the number of program wait cycles when accessing area 5 while bit AST5 in ASTCR is 1.  |
| 4   | W50      | 1             | R/W | 000: Program cycle wait not inserted<br>001: 1 program wait cycle inserted<br>010: 2 program wait cycles inserted<br>011: 3 program wait cycles inserted<br>100: 4 program wait cycles inserted<br>101: 5 program wait cycles inserted<br>110: 6 program wait cycles inserted<br>111: 7 program wait cycles inserted |
| 3   | —        | 0             | R   | Reserved<br>This is a read-only bit and cannot be modified.  |
| 2   | W42      | 1             | R/W | Area 4 Wait Control 2 to 0   |
| 1   | W41      | 1             | R/W | These bits select the number of program wait cycles when accessing area 4 while bit AST4 in ASTCR is 1.  |
| 0   | W40      | 1             | R/W | 000: Program wait cycle not inserted<br>001: 1 program wait cycle inserted<br>010: 2 program wait cycles inserted<br>011: 3 program wait cycles inserted<br>100: 4 program wait cycles inserted<br>101: 5 program wait cycles inserted<br>110: 6 program wait cycles inserted<br>111: 7 program wait cycles inserted |

- WTCRB

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 15  | —        | 0             | R   | Reserved<br>This is a read-only bit and cannot be modified.  |
| 14  | W32      | 1             | R/W | Area 3 Wait Control 2 to 0   |
| 13  | W31      | 1             | R/W | These bits select the number of program wait cycles when accessing area 3 while bit AST3 in ASTCR is 1.  |
| 12  | W30      | 1             | R/W | 000: Program wait cycle not inserted<br>001: 1 program wait cycle inserted<br>010: 2 program wait cycles inserted<br>011: 3 program wait cycles inserted<br>100: 4 program wait cycles inserted<br>101: 5 program wait cycles inserted<br>110: 6 program wait cycles inserted<br>111: 7 program wait cycles inserted |
| 11  | —        | 0             | R   | Reserved<br>This is a read-only bit and cannot be modified.  |
| 10  | W22      | 1             | R/W | Area 2 Wait Control 2 to 0   |
| 9   | W21      | 1             | R/W | These bits select the number of program wait cycles when accessing area 2 while bit AST2 in ASTCR is 1.  |
| 8   | W20      | 1             | R/W | 000: Program wait cycle not inserted<br>001: 1 program wait cycle inserted<br>010: 2 program wait cycles inserted<br>011: 3 program wait cycles inserted<br>100: 4 program wait cycles inserted<br>101: 5 program wait cycles inserted<br>110: 6 program wait cycles inserted<br>111: 7 program wait cycles inserted |
| 7   | —        | 0             | R   | Reserved<br>This is a read-only bit and cannot be modified.  |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 6   | W12      | 1             | R/W | Area 1 Wait Control 2 to 0   |
| 5   | W11      | 1             | R/W | These bits select the number of program wait cycles when accessing area 1 while bit AST1 in ASTCR is 1.  |
| 4   | W10      | 1             | R/W | 000: Program wait cycle not inserted<br>001: 1 program wait cycle inserted<br>010: 2 program wait cycles inserted<br>011: 3 program wait cycles inserted<br>100: 4 program wait cycles inserted<br>101: 5 program wait cycles inserted<br>110: 6 program wait cycles inserted<br>111: 7 program wait cycles inserted |
| 3   | —        | 0             | R   | Reserved<br>This is a read-only bit and cannot be modified.  |
| 2   | W02      | 1             | R/W | Area 0 Wait Control 2 to 0   |
| 1   | W01      | 1             | R/W | These bits select the number of program wait cycles when accessing area 0 while bit AST0 in ASTCR is 1.  |
| 0   | W00      | 1             | R/W | 000: Program wait cycle not inserted<br>001: 1 program wait cycle inserted<br>010: 2 program wait cycles inserted<br>011: 3 program wait cycles inserted<br>100: 4 program wait cycles inserted<br>101: 5 program wait cycles inserted<br>110: 6 program wait cycles inserted<br>111: 7 program wait cycles inserted |

## 6.2.4 Read Strobe Timing Control Register (RDNCR)

RDNCR selects the negation timing of the read strobe signal ( $\overline{RD}$ ) when reading the external address spaces specified as a basic bus interface or the address/data multiplexed I/O interface.

|               |      |      |      |      |      |      |      |      |
|---------------|------|------|------|------|------|------|------|------|
| Bit           | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    |
| Bit Name      | RDN7 | RDN6 | RDN5 | RDN4 | RDN3 | RDN2 | RDN1 | RDN0 |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |
| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | —    | —    | —    | —    | —    | —    | —    | —    |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R    | R    | R    | R    | R    | R    | R    | R    |


| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 15     | RDN7     | 0             | R/W | Read Strobe Timing Control  |
| 14     | RDN6     | 0             | R/W | These bits set the negation timing of the read strobe in a corresponding area read access.  |
| 13     | RDN5     | 0             | R/W |   |
| 12     | RDN4     | 0             | R/W | As shown in figure 6.2, the read strobe for an area for which the RDNn bit is set to 1 is negated one half-cycle earlier than that for an area for which the RDNn bit is cleared to 0. The read data setup and hold time are also given one half-cycle earlier. |
| 11     | RDN3     | 0             | R/W |   |
| 10     | RDN2     | 0             | R/W |   |
| 9      | RDN1     | 0             | R/W |   |
| 8      | RDN0     | 0             | R/W | 0: In an area n read access, the $\overline{RD}$ signal is negated at the end of the read cycle<br>1: In an area n read access, the $\overline{RD}$ signal is negated one half-cycle before the end of the read cycle<br>(n = 7 to 0)                           |
| 7 to 0 | —        | All 0         | R   | Reserved<br>These are read-only bits and cannot be modified.  |

- Notes:
1. In an external address space which is specified as byte control SRAM interface, the RDNCR setting is ignored and the same operation when RDNn = 1 is performed.
  2. In an external address space which is specified as burst ROM interface, the RDNCR setting is ignored and the same operation when RDNn = 0 is performed.



| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 15  | CSXH7    | 0             | R/W | $\overline{CS}$ and Address Signal Assertion Period Control 1  |
| 14  | CSXH6    | 0             | R/W | These bits specify whether or not the Th cycle is to be inserted (see figure 6.3). When an area for which bit CSXHn is set to 1 is accessed, one Th cycle, in which the $\overline{CSn}$ and address signals are asserted, is inserted before the normal access cycle. |
| 13  | CSXH5    | 0             | R/W |  |
| 12  | CSXH4    | 0             | R/W |  |
| 11  | CSXH3    | 0             | R/W |  |
| 10  | CSXH2    | 0             | R/W |  |
| 9   | CSXH1    | 0             | R/W | 0: In access to area n, the $\overline{CSn}$ and address assertion period (Th) is not extended   |
| 8   | CSXH0    | 0             | R/W | 1: In access to area n, the $\overline{CSn}$ and address assertion period (Th) is extended<br>(n = 7 to 0)   |
| 7   | CSXT7    | 0             | R/W | $\overline{CS}$ and Address Signal Assertion Period Control 2  |
| 6   | CSXT6    | 0             | R/W | These bits specify whether or not the Tt cycle is to be inserted (see figure 6.3). When an area for which bit CSXTn is set to 1 is accessed, one Tt cycle, in which the $\overline{CSn}$ and address signals are retained, is inserted after the normal access cycle.  |
| 5   | CSXT5    | 0             | R/W |  |
| 4   | CSXT4    | 0             | R/W |  |
| 3   | CSXT3    | 0             | R/W |  |
| 2   | CSXT2    | 0             | R/W |  |
| 1   | CSXT1    | 0             | R/W | 0: In access to area n, the $\overline{CSn}$ and address assertion period (Tt) is not extended   |
| 0   | CSXT0    | 0             | R/W | 1: In access to area n, the $\overline{CSn}$ and address assertion period (Tt) is extended<br>(n = 7 to 0)   |

Note: \* In burst ROM interface, the CSXTn settings are ignored.



**Figure 6.3  $\overline{CS}$  and Address Assertion Period Extension**  
 (Example of Basic Bus Interface, 3-State Access Space, and  $RDNn = 0$ )

## 6.2.6 Idle Control Register (IDLCR)

IDLCR specifies the idle cycle insertion conditions and the number of idle cycles.

|               |         |         |         |         |         |         |         |         |
|---------------|---------|---------|---------|---------|---------|---------|---------|---------|
| Bit           | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       |
| Bit Name      | —       | IDLS2   | IDLS1   | IDLS0   | IDLCB1  | IDLCB0  | IDLCA1  | IDLCA0  |
| Initial Value | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       |
| R/W           | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     |
| Bit           | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| Bit Name      | IDLSEL7 | IDLSEL6 | IDLSEL5 | IDLSEL4 | IDLSEL3 | IDLSEL2 | IDLSEL1 | IDLSEL0 |
| Initial Value | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| R/W           | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 15  | —        | 1             | R/W | Reserved<br>This bit is always read as 1. The write value should always be 1.  |
| 14  | IDLS2    | 1             | R/W | Idle Cycle Insertion 2<br>Inserts an idle cycle between the bus cycles when the external write cycle is followed by external read cycle.<br>0: No idle cycle is inserted<br>1: An idle cycle is inserted                                       |
| 13  | IDLS1    | 1             | R/W | Idle Cycle Insertion 1<br>Inserts an idle cycle between the bus cycles when the external read cycles of different areas continue.<br>0: No idle cycle is inserted<br>1: An idle cycle is inserted  |
| 12  | IDLS0    | 1             | R/W | Idle Cycle Insertion 0<br>Inserts an idle cycle between the bus cycles when the external read cycle is followed by external write cycle.<br>0: No idle cycle is inserted<br>1: An idle cycle is inserted                                       |
| 11  | IDLCB1   | 1             | R/W | Idle Cycle State Number Select B   |
| 10  | IDLCB0   | 1             | R/W | Specifies the number of idle cycles to be inserted for the idle condition specified by IDLS1 and IDLS0.<br>00: No idle cycle is inserted<br>01: 2 idle cycles are inserted<br>10: 3 idle cycles are inserted<br>11: 4 idle cycles are inserted |
| 9   | IDLCA1   | 1             | R/W | Idle Cycle State Number Select A   |
| 8   | IDLCA0   | 1             | R/W | Specifies the number of idle cycles to be inserted for the idle condition specified by IDLS2 to IDLS0.<br>00: 1 idle cycle is inserted<br>01: 2 idle cycles are inserted<br>10: 3 idle cycles are inserted<br>11: 4 idle cycles are inserted   |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | IDLSEL7  | 0             | R/W | Idle Cycle Number Select  |
| 6   | IDLSEL6  | 0             | R/W | Specifies the number of idle cycles to be inserted for each area for the idle insertion condition specified by IDLS1 and IDLS0. |
| 5   | IDLSEL5  | 0             | R/W |   |
| 4   | IDLSEL4  | 0             | R/W | 0: Number of idle cycles to be inserted for area n is specified by IDLCA1 and IDLCA0.   |
| 3   | IDLSEL3  | 0             | R/W |   |
| 2   | IDLSEL2  | 0             | R/W | 1: Number of idle cycles to be inserted for area n is specified by IDLCB1 and IDLCB0.   |
| 1   | IDLSEL1  | 0             | R/W |   |
| 0   | IDLSELO  | 0             | R/W | (n = 7 to 0)  |

### 6.2.7 Bus Control Register 1 (BCR1)

BCR1 is used for selection of the external bus released state protocol, enabling/disabling of the write data buffer function, and enabling/disabling of the  $\overline{\text{WAIT}}$  pin input.

|               |      |        |    |    |     |     |      |       |
|---------------|------|--------|----|----|-----|-----|------|-------|
| Bit           | 15   | 14     | 13 | 12 | 11  | 10  | 9    | 8     |
| Bit Name      | BRLE | BREQOE | —  | —  | —   | —   | WDBE | WAITE |
| Initial Value | 0    | 0      | 0  | 0  | 0   | 0   | 0    | 0     |
| R/W           | R/W  | R/W    | R  | R  | R/W | R/W | R/W  | R/W   |
| Bit           | 7    | 6      | 5  | 4  | 3   | 2   | 1    | 0     |
| Bit Name      | —    | —      | —  | —  | —   | —   | —    | —     |
| Initial Value | 0    | 0      | 0  | 0  | 0   | 0   | 0    | 0     |
| R/W           | R/W  | R/W    | R  | R  | R   | R   | R    | R     |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 15  | BRLE     | 0             | R/W | External Bus Release Enable<br>Enables/disables external bus release.<br>0: External bus release disabled<br>$\overline{\text{BREQ}}$ , $\overline{\text{BACK}}$ , and $\overline{\text{BREQO}}$ pins can be used as I/O ports<br>1: External bus release enabled*<br>To set this bit to 1, the ICR bit of the corresponding pin should be specified to 1. For details, see section 8, I/O ports. |

| Bit    | Bit Name | Initial Value | R/W | Description  |
|--------|----------|---------------|-----|--|
| 14     | BREQOE   | 0             | R/W | <p><math>\overline{\text{BREQO}}</math> Pin Enable</p> <p>Controls outputting the bus request signal (<math>\overline{\text{BREQO}}</math>) to the external bus master in the external bus released state when an internal bus master performs an external address space access.</p> <p>0: <math>\overline{\text{BREQO}}</math> output disabled<br/> <math>\overline{\text{BREQO}}</math> pin can be used as I/O port</p> <p>1: <math>\overline{\text{BREQO}}</math> output enabled</p>                        |
| 13, 12 | —        | All 0         | R   | <p>Reserved</p> <p>These are read-only bits and cannot be modified.</p>  |
| 11, 10 | —        | All 0         | R/W | <p>Reserved</p> <p>These bits are always read as 0. The write value should always be 0.</p>  |
| 9      | WDBE     | 0             | R/W | <p>Write Data Buffer Enable</p> <p>The write data buffer function can be used for an external write cycle.</p> <p>Note that a set value change may not be reflected to the external access immediately after the change.</p> <p>0: Write data buffer function not used</p> <p>1: Write data buffer function used</p>   |
| 8      | WAITE    | 0             | R/W | <p><math>\overline{\text{WAIT}}</math> Pin Enable</p> <p>Selects enabling/disabling of wait input by the <math>\overline{\text{WAIT}}</math> pin.</p> <p>0: Wait input by <math>\overline{\text{WAIT}}</math> pin disabled<br/> <math>\overline{\text{WAIT}}</math> pin can be used as I/O port</p> <p>1: Wait input by <math>\overline{\text{WAIT}}</math> pin enabled</p> <p>To set this bit to 1, the ICR bit of the corresponding pin should be specified to 1. For details, see section 8, I/O ports.</p> |
| 7, 6   | —        | All 0         | R/W | <p>Reserved</p> <p>These bits are always read as 0. The write value should always be 0.</p>  |
| 5 to 0 | —        | All 0         | R   | <p>Reserved</p> <p>These are read-only bits and cannot be modified.</p>  |

## 6.2.8 Bus Control Register 2 (BCR2)

BCR2 is used for bus arbitration control of the CPU and DTC, and enabling/disabling of the write data buffer function to the peripheral modules.

|               |   |   |     |       |   |   |     |       |
|---------------|---|---|-----|-------|---|---|-----|-------|
| Bit           | 7 | 6 | 5   | 4     | 3 | 2 | 1   | 0     |
| Bit Name      | — | — | —   | IBCCS | — | — | —   | PWDBE |
| Initial Value | 0 | 0 | 0   | 0     | 0 | 0 | 1   | 0     |
| R/W           | R | R | R/W | R/W   | R | R | R/W | R/W   |

| Bit  | Bit Name | Initial Value | R/W | Description   |
|------|----------|---------------|-----|---|
| 7, 6 | —        | All 0         | R   | Reserved<br>These are read-only bits and cannot be modified.  |
| 5    | —        | 0             | R/W | Reserved<br>This bit is always read as 0. The write value should always be 0.   |
| 4    | IBCCS    | 0             | R/W | Internal Bus Cycle Control Select<br>Selects the internal bus arbiter function.<br>0: Releases the bus mastership according to the priority<br>1: Executes the bus cycles alternatively when a CPU bus mastership request conflicts with a DTC bus mastership request |
| 3, 2 | —        | All 0         | R   | Reserved<br>These are read-only bits and cannot be modified.  |
| 1    | —        | 1             | R/W | Reserved<br>This bit is always read as 1. The write value should always be 1.   |
| 0    | PWDBE    | 0             | R/W | Peripheral Module Write Data Buffer Enable<br>Specifies whether or not to use the write data buffer function for the peripheral module write cycles.<br>0: Write data buffer function not used<br>1: Write data buffer function used                                  |

## 6.2.9 Endian Control Register (ENDIANCR)

ENDIANCR selects the endian format for each area of the external address space. Though the data format of this LSI is big endian, data can be transferred in the little endian format during external address space access.

Note that the data format for the areas used as a program area or a stack area should be big endian.

|               |     |     |     |     |     |     |   |   |
|---------------|-----|-----|-----|-----|-----|-----|---|---|
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1 | 0 |
| Bit Name      | LE7 | LE6 | LE5 | LE4 | LE3 | LE2 | — | — |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0 | 0 |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R | R |

| Bit  | Bit Name | Initial Value | R/W | Description  |
|------|----------|---------------|-----|--|
| 7    | LE7      | 0             | R/W | Little Endian Select                                   |
| 6    | LE6      | 0             | R/W | Selects the endian for the corresponding area.         |
| 5    | LE5      | 0             | R/W | 0: Data format of area n is specified as big endian    |
| 4    | LE4      | 0             | R/W | 1: Data format of area n is specified as little endian |
| 3    | LE3      | 0             | R/W | (n = 7 to 2)   |
| 2    | LE2      | 0             | R/W |  |
| 1, 0 | —        | All 0         | R   | Reserved   |

These are read-only bits and cannot be modified.

## 6.2.10 SRAM Mode Control Register (SRAMCR)

SRAMCR specifies the bus interface of each area in the external address space as a basic bus interface or a byte control SRAM interface.

In areas specified as 8-bit access space by ABWCR, the SRAMCR setting is ignored and the byte control SRAM interface cannot be specified.

|               |        |        |        |        |        |        |        |        |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Bit           | 15     | 14     | 13     | 12     | 11     | 10     | 9      | 8      |
| Bit Name      | BCSEL7 | BCSEL6 | BCSEL5 | BCSEL4 | BCSEL3 | BCSEL2 | BCSEL1 | BCSEL0 |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |
| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
| Bit Name      | —      | —      | —      | —      | —      | —      | —      | —      |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| R/W           | R      | R      | R      | R      | R      | R      | R      | R      |

| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 15     | BCSEL7   | 0             | R/W | Byte Control SRAM Interface Select  |
| 14     | BCSEL6   | 0             | R/W | Selects the bus interface for the corresponding area.   |
| 13     | BCSEL5   | 0             | R/W | When setting the area n bit to 1, the bus interface selection bits for the corresponding area in BROMCR and MPXCR should be cleared to 0. |
| 12     | BCSEL4   | 0             | R/W |   |
| 11     | BCSEL3   | 0             | R/W | 0: Area n is basic bus interface  |
| 10     | BCSEL2   | 0             | R/W | 1: Area n is byte control SRAM interface  |
| 9      | BCSEL1   | 0             | R/W | (n = 7 to 0)  |
| 8      | BCSEL0   | 0             | R/W |   |
| 7 to 0 | —        | All 0         | R   | Reserved  |

These are read-only bits and cannot be modified.

## 6.2.11 Burst ROM Interface Control Register (BROMCR)

BROMCR specifies the burst ROM interface.

|               |       |        |        |        |    |    |        |        |
|---------------|-------|--------|--------|--------|----|----|--------|--------|
| Bit           | 15    | 14     | 13     | 12     | 11 | 10 | 9      | 8      |
| Bit Name      | BSRM0 | BSTS02 | BSTS01 | BSTS00 | —  | —  | BSWD01 | BSWD00 |
| Initial Value | 0     | 0      | 0      | 0      | 0  | 0  | 0      | 0      |
| R/W           | R/W   | R/W    | R/W    | R/W    | R  | R  | R/W    | R/W    |

|               |       |        |        |        |   |   |        |        |
|---------------|-------|--------|--------|--------|---|---|--------|--------|
| Bit           | 7     | 6      | 5      | 4      | 3 | 2 | 1      | 0      |
| Bit Name      | BSRM1 | BSTS12 | BSTS11 | BSTS10 | — | — | BSWD11 | BSWD10 |
| Initial Value | 0     | 0      | 0      | 0      | 0 | 0 | 0      | 0      |
| R/W           | R/W   | R/W    | R/W    | R/W    | R | R | R/W    | R/W    |

| Bit    | Bit Name | Initial Value | R/W | Description  |
|--------|----------|---------------|-----|--|
| 15     | BSRM0    | 0             | R/W | Area 0 Burst ROM Interface Select<br>Selects the area 0 bus interface. When setting this bit to 1, clear the BCSEL0 bit in SRAMCR to 0.<br>0: Basic bus interface or byte control SRAM interface<br>1: Burst ROM interface |
| 14     | BSTS02   | 0             | R/W | Area 0 Burst Cycle Select  |
| 13     | BSTS01   | 0             | R/W | Specifies the number of burst cycles of area 0   |
| 12     | BSTS00   | 0             | R/W | 000: 1 cycle<br>001: 2 cycles<br>010: 3 cycles<br>011: 4 cycles<br>100: 5 cycles<br>101: 6 cycles<br>110: 7 cycles<br>111: 8 cycles  |
| 11, 10 | —        | All 0         | R   | Reserved<br>These are read-only bits and cannot be modified.   |

| Bit  | Bit Name | Initial Value | R/W | Description  |
|------|----------|---------------|-----|--|
| 9    | BSWD01   | 0             | R/W | Area 0 Burst Word Number Select  |
| 8    | BSWD00   | 0             | R/W | Selects the number of words in burst access to the area 0 burst ROM interface<br>00: Up to 4 words (8 bytes)<br>01: Up to 8 words (16 bytes)<br>10: Up to 16 words (32 bytes)<br>11: Up to 32 words (64 bytes)             |
| 7    | BSRM1    | 0             | R/W | Area 1 Burst ROM Interface Select<br>Selects the area 1 bus interface. When setting this bit to 1, clear the BCSEL1 bit in SRAMCR to 0.<br>0: Basic bus interface or byte control SRAM interface<br>1: Burst ROM interface |
| 6    | BSTS12   | 0             | R/W | Area 1 Burst Cycle Select  |
| 5    | BSTS11   | 0             | R/W | Specifies the number of cycles of area 1 burst cycle   |
| 4    | BSTS10   | 0             | R/W | 000: 1 cycle<br>001: 2 cycles<br>010: 3 cycles<br>011: 4 cycles<br>100: 5 cycles<br>101: 6 cycles<br>110: 7 cycles<br>111: 8 cycles  |
| 3, 2 | —        | All 0         | R   | Reserved<br>These are read-only bits and cannot be modified.   |
| 1    | BSWD11   | 0             | R/W | Area 1 Burst Word Number Select  |
| 0    | BSWD10   | 0             | R/W | Selects the number of words in burst access to the area 1 burst ROM interface<br>00: Up to 4 words (8 bytes)<br>01: Up to 8 words (16 bytes)<br>10: Up to 16 words (32 bytes)<br>11: Up to 32 words (64 bytes)             |

## 6.2.12 Address/Data Multiplexed I/O Control Register (MPXCR)

MPXCR specifies the address/data multiplexed I/O interface.


|               |       |       |       |       |       |    |   |       |
|---------------|-------|-------|-------|-------|-------|----|---|-------|
| Bit           | 15    | 14    | 13    | 12    | 11    | 10 | 9 | 8     |
| Bit Name      | MPXE7 | MPXE6 | MPXE5 | MPXE4 | MPXE3 | —  | — | —     |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0  | 0 | 0     |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R  | R | R     |
| Bit           | 7     | 6     | 5     | 4     | 3     | 2  | 1 | 0     |
| Bit Name      | —     | —     | —     | —     | —     | —  | — | ADDEX |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0  | 0 | 0     |
| R             | R     | R     | R     | R     | R     | R  | R | R/W   |

| Bit     | Bit Name | Initial Value | R/W | Description   |
|---------|----------|---------------|-----|---|
| 15      | MPXE7    | 0             | R/W | Address/Data Multiplexed I/O Interface Select   |
| 14      | MPXE6    | 0             | R/W | Specifies the bus interface for the corresponding area.   |
| 13      | MPXE5    | 0             | R/W | When setting the area n bit to 1, clear the BCSELn bit in SRAMCR to 0.  |
| 12      | MPXE4    | 0             | R/W | 0: Area n is specified as a basic interface or a byte control SRAM interface.   |
| 11      | MPXE3    | 0             | R/W | 1: Area n is specified as an address/data multiplexed I/O interface<br>(n = 7 to 3)   |
| 10 to 1 | —        | All 0         | R   | Reserved<br>These are read-only bits and cannot be modified.  |
| 0       | ADDEX    | 0             | R/W | Address Output Cycle Extension<br>Specifies whether a wait cycle is inserted for the address output cycle of address/data multiplexed I/O interface.<br>0: No wait cycle is inserted for the address output cycle<br>1: One wait cycle is inserted for the address output cycle |

## 6.3 Bus Configuration

Figure 6.4 shows the internal bus configuration of this LSI. The internal bus of this LSI consists of the following three types.

- Internal system bus  
A bus that connects the CPU, DTC, on-chip RAM, internal peripheral bus, and external access bus.
- Internal peripheral bus  
A bus that accesses registers in the bus controller and interrupt controller and registers of peripheral modules such as SCI and timer.
- External access cycle  
A bus that accesses external devices via the external bus interface.



**Figure 6.4 Internal Bus Configuration**

## 6.4 Multi-Clock Function and Number of Access Cycles

The internal functions of this LSI operate synchronously with the system clock ( $I\phi$ ), the peripheral module clock ( $P\phi$ ), or the external bus clock ( $B\phi$ ). Table 6.1 shows the synchronization clock and their corresponding functions.

**Table 6.1 Synchronization Clocks and Their Corresponding Functions**

| Synchronization Clock | Function Name  |
|-----------------------|--|
| $I\phi$               | MCU operating mode<br>Interrupt controller<br>Bus controller<br>CPU<br>DTC<br>Internal memory<br>Clock pulse generator<br>Power down control |
| $P\phi$               | I/O ports<br>TPU<br>PPG<br>TMR<br>WDT<br>SCI<br>A/D<br>D/A   |
| $B\phi$               | External bus interface   |

The frequency of each synchronization clock ( $I\phi$ ,  $P\phi$ , and  $B\phi$ ) is specified by the system clock control register (SCKCR) independently. For further details, see section 17, Clock Pulse Generator.


There will be cases when  $P\phi$  and  $B\phi$  are equal to  $I\phi$  and when  $P\phi$  and  $B\phi$  are different from  $I\phi$  according to the SCKCR specifications. In any case, access cycles for internal peripheral functions and external space is performed synchronously with  $P\phi$  and  $B\phi$ , respectively.

For example, in an external address access where the frequency rate of  $I\phi$  and  $B\phi$  is  $n : 1$ , the operation is performed in synchronization with  $B\phi$ . In this case, external 2-state access space is  $2n$  cycles and external 3-state access space is  $3n$  cycles (no wait cycles is inserted) if the number of access cycles is counted based on  $I\phi$ .


If the frequencies of  $I\phi$ ,  $P\phi$  and  $B\phi$  are different, the start of bus cycle may not synchronize with  $P\phi$  or  $B\phi$  according to the bus cycle initiation timing. In this case, clock synchronization cycle ( $T_{sy}$ ) is inserted at the beginning of each bus cycle.

For example, if an external address access occurs when the frequency rate of  $I\phi$  and  $B\phi$  is  $n : 1$ , 0 to  $n-1$  cycles of  $T_{sy}$  may be inserted. If an internal peripheral module access occurs when the frequency rate of  $I\phi$  and  $P\phi$  is  $m : 1$ , 0 to  $m-1$  cycles of  $T_{sy}$  may be inserted.

Figure 6.5 shows the external 2-state access timing when the frequency rate of  $I\phi$  and  $B\phi$  is 4 : 1. Figure 6.6 shows the external 3-state access timing when the frequency rate of  $I\phi$  and  $B\phi$  is 2 : 1.



**Figure 6.5 System Clock: External Bus Clock = 4:1, External 2-State Access**



**Figure 6.6 System Clock: External Bus Clock = 2:1, External 3-State Access**

## 6.5 External Bus

### 6.5.1 Input/Output Pins

Table 6.2 shows the pin configuration of the bus controller and table 6.3 shows the pin functions on each interface.

**Table 6.2 Pin Configuration**

| Name                                   | Symbol                | I/O    | Function  |
|--|-----------------------|--------|---|
| Bus cycle start                        | $\overline{BS}$       | Output | Signal indicating that the bus cycle has started  |
| Address strobe/address hold            | $\overline{AS/AH}$    | Output | <ul style="list-style-type: none"><li>• Strobe signal indicating that the basic bus, byte control SRAM, or burst ROM space is accessed and address output on address bus is enabled</li><li>• Signal to hold the address during access to the address/data multiplexed I/O interface</li></ul>  |
| Read strobe                            | $\overline{RD}$       | Output | Strobe signal indicating that the basic bus, byte control SRAM, burst ROM, or address/data multiplexed I/O space is being read  |
| Read/write                             | $RD/\overline{WR}$    | Output | <ul style="list-style-type: none"><li>• Signal indicating the input or output direction</li><li>• Write enable signal of the SRAM during access to the byte control SRAM space</li></ul>  |
| Low-high write/lower-upper byte select | $\overline{LHWR/LUB}$ | Output | <ul style="list-style-type: none"><li>• Strobe signal indicating that the basic bus, burst ROM, or address/data multiplexed I/O space is written to, and the upper byte (D15 to D8) of data bus is enabled</li><li>• Strobe signal indicating that the byte control SRAM space is accessed, and the upper byte (D15 to D8) of data bus is enabled</li></ul> |

| Name                                  | Symbol   | I/O    | Function   |
|---------------------------------------|--|--------|--|
| Low-low write/lower-lower byte select | $\overline{\text{LLWR}}/\overline{\text{LLB}}$ | Output | <ul style="list-style-type: none"> <li>• Strobe signal indicating that the basic bus, burst ROM, or address/data multiplexed I/O space is written to, and the lower byte (D7 to D0) of data bus is enabled</li> <li>• Strobe signal indicating that the byte control SRAM space is accessed, and the lower byte (D7 to D0) of data bus is enabled</li> </ul> |
| Chip select 0                         | $\overline{\text{CS0}}$                        | Output | Strobe signal indicating that area 0 is selected   |
| Chip select 1                         | $\overline{\text{CS1}}$                        | Output | Strobe signal indicating that area 1 is selected   |
| Chip select 2                         | $\overline{\text{CS2}}$                        | Output | Strobe signal indicating that area 2 is selected   |
| Chip select 3                         | $\overline{\text{CS3}}$                        | Output | Strobe signal indicating that area 3 is selected   |
| Chip select 4                         | $\overline{\text{CS4}}$                        | Output | Strobe signal indicating that area 4 is selected   |
| Chip select 5                         | $\overline{\text{CS5}}$                        | Output | Strobe signal indicating that area 5 is selected   |
| Chip select 6                         | $\overline{\text{CS6}}$                        | Output | Strobe signal indicating that area 6 is selected   |
| Chip select 7                         | $\overline{\text{CS7}}$                        | Output | Strobe signal indicating that area 7 is selected   |
| Wait                                  | $\overline{\text{WAIT}}$                       | Input  | Wait request signal when accessing external address space.   |
| Bus request                           | $\overline{\text{BREQ}}$                       | Input  | Request signal for release of bus to external bus master   |
| Bus request acknowledge               | $\overline{\text{BACK}}$                       | Output | Acknowledge signal indicating that bus has been released to external bus master  |
| Bus request output                    | $\overline{\text{BREQO}}$                      | Output | External bus request signal used when internal bus master accesses external address space in the external-bus released state   |
| External bus clock                    | $\text{B}\phi$                                 | Output | External bus clock   |

**Table 6.3 Pin Functions in Each Interface**

| Pin Name | Initial State |        |             | Basic Bus |   | Byte Control SRAM | Burst ROM |   | Address/Data Multiplexed I/O |   | Remarks             |
|----------|---------------|--------|-------------|-----------|---|-------------------|-----------|---|------------------------------|---|---------------------|
|          | 16            | 8      | Single-Chip | 16        | 8 | 16                | 16        | 8 | 16                           | 8 |                     |
| B $\phi$ | Output        | Output | —           | O         | O | O                 | O         | O | O                            | O |                     |
| CS0      | Output        | Output | —           | O         | O | O                 | O         | O | —                            | — |                     |
| CS1      | —             | —      | —           | O         | O | O                 | O         | O | —                            | — |                     |
| CS2      | —             | —      | —           | O         | O | O                 | —         | — | —                            | — |                     |
| CS3      | —             | —      | —           | O         | O | O                 | —         | — | O                            | O |                     |
| CS4      | —             | —      | —           | O         | O | O                 | —         | — | O                            | O |                     |
| CS5      | —             | —      | —           | O         | O | O                 | —         | — | O                            | O |                     |
| CS6      | —             | —      | —           | O         | O | O                 | —         | — | O                            | O |                     |
| CS7      | —             | —      | —           | O         | O | O                 | —         | — | O                            | O |                     |
| BS       | —             | —      | —           | O         | O | O                 | O         | O | O                            | O |                     |
| RD/WR    | —             | —      | —           | O         | O | O                 | O         | O | O                            | O |                     |
| AS       | Output        | Output | —           | O         | O | O                 | O         | O | —                            | — |                     |
| AH       | —             | —      | —           | —         | — | —                 | —         | — | O                            | O |                     |
| RD       | Output        | Output | —           | O         | O | O                 | O         | O | O                            | O |                     |
| LHWR/LUB | Output        | Output | —           | O         | — | O                 | O         | — | O                            | — |                     |
| LLWR/LLB | Output        | Output | —           | O         | O | O                 | O         | O | O                            | O |                     |
| WAIT     | —             | —      | —           | O         | O | O                 | O         | O | O                            | O | Controlled by WAITE |

[Legend]


O: Used as a bus control signal

—: Not used as a bus control signal (used as a port input when initialized)

## 6.5.2 Area Division

The bus controller divides the 16-Mbyte address space into eight areas, and performs bus control for the external address space in area units. Chip select signals ( $\overline{CS0}$  to  $\overline{CS7}$ ) can be output for each area.

Figure 6.7 shows an area division of the 16-Mbyte address space. For details on address map, see section 3, MCU Operating Mode.



**Figure 6.7 Address Space Area Division**

### 6.5.3 Chip Select Signals

This LSI can output chip select signals ( $\overline{CS0}$  to  $\overline{CS7}$ ) for areas 0 to 7. The signal outputs low when the corresponding external address space area is accessed. Figure 6.8 shows an example of  $\overline{CSn}$  ( $n = 0$  to 7) signal output timing.

Enabling or disabling of  $\overline{CSn}$  signal output is set by the port function control register (PFCR). For details, see section 8.3, Port Function Controller.

In on-chip ROM disabled extended mode, pin  $\overline{CS0}$  is placed in the output state after a reset. Pins  $\overline{CS1}$  to  $\overline{CS7}$  are placed in the input state after a reset and so the corresponding PFCR bits should be set to 1 when outputting signals  $\overline{CS1}$  to  $\overline{CS7}$ .

In on-chip ROM enabled extended mode, pins  $\overline{CS0}$  to  $\overline{CS7}$  are all placed in the input state after a reset and so the corresponding PFCR bits should be set to 1 when outputting signals  $\overline{CS0}$  to  $\overline{CS7}$ .

The PFCR can specify multiple  $\overline{CS}$  outputs for a pin. If multiple  $\overline{CSn}$  outputs are specified for a single pin by the PFCR,  $\overline{CS}$  to be output are generated by mixing all the  $\overline{CS}$  signals. In this case, the settings for the external bus interface areas in which the  $\overline{CSn}$  signals are output to a single pin should be the same.

Figure 6.9 shows the signal output timing when the  $\overline{CS}$  signals to be output to areas 5 and 6 are output to the same pin.





Figure 6.8  $\overline{CSn}$  Signal Output Timing ( $n = 0$  to 7)



**Figure 6.9 Timing When  $\overline{CS}$  Signal is Output to the Same Pin**

#### 6.5.4 External Bus Interface

The type of the external bus interfaces, bus width, endian format, number of access cycles, and strobe assert/negate timings can be set for each area in the external address space. The bus width and the number of access cycles for both on-chip memory and internal I/O registers are fixed, and are not affected by the external bus settings.

**Type of External Bus Interface:** Four types of external bus interfaces are provided and can be selected in area units. Table 6.4 shows each interface name, description, and area name to be set for each interface. Table 6.5 shows the areas that can be specified for each interface. The initial state of each area is a basic bus interface.

**Table 6.4 Interface Names and Area Names**

| Interface                              | Description  | Area Name                          |
|--|--|------------------------------------|
| Basic interface                        | Directly connected to ROM and RAM  | Basic bus space                    |
| Byte control SRAM interface            | Directly connected to byte SRAM with byte control pin                                | Byte control SRAM space            |
| Burst ROM interface                    | Directly connected to the ROM that allows page access                                | Burst ROM space                    |
| Address/data multiplexed I/O interface | Directly connected to the peripheral LSI that requires address and data multiplexing | Address/data multiplexed I/O space |

**Table 6.5 Areas Specifiable for Each Interface**

| Interface                              | Related Registers | Areas |   |   |   |   |   |   |   |
|--|-------------------|-------|---|---|---|---|---|---|---|
|  |                   | 0     | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Basic interface                        | SRAMCR            | 0     | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Byte control SRAM interface            |                   | 0     | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Burst ROM interface                    | BROMCR            | 0     | 0 | — | — | — | — | — | — |
| Address/data multiplexed I/O interface | MPXCR             | —     | — | — | 0 | 0 | 0 | 0 | 0 |

**Bus Width:** A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bus is selected functions as an 8-bit access space and an area for which a 16-bit bus is selected functions as a 16-bit access space. In addition, the bus width of address/data multiplexed I/O space is 8 bits or 16 bits, and the bus width for the byte control SRAM space is 16 bits.

The initial state of the bus width is specified by the operating mode.

If all areas are designated as 8-bit access space, 8-bit bus mode is set; if any area is designated as 16-bit access space, 16-bit bus mode is set.

**Endian Format:** Though the endian format of this LSI is big endian, data can be converted into little endian format when reading or writing to the external address space.

Areas 7 to 2 can be specified as either big endian or little endian format by the LE7 to LE2 bits in ENDIANCR.

The initial state of each area is the big endian format.

Note that the data format for the areas used as a program area or a stack area should be big endian.

### Number of Access Cycles:

#### 1. Basic Bus Interface

The number of access cycles in the basic bus interface can be specified as two or three cycles by the ASTCR. An area specified as 2-state access is specified as 2-state access space; an area specified as 3-state access is specified as 3-state access space.

For the 2-state access space, a wait cycle insertion is disabled. For the 3-state access space, a program wait (0 to 7 cycles) specified by WTCRA and WTCRB or an external wait by  $\overline{\text{WAIT}}$  can be inserted.

In addition, CSACR can extend the assert periods of the chip select signal and address signal.

Number of access cycles in the basic bus interface  
 = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)  
 + number of  $\overline{CS}$  extension cycles (0, 1, 2)  
 [+ number of external wait cycles by the  $\overline{WAIT}$  pin]

## 2. Byte Control SRAM Interface

The number of access cycles in the byte control SRAM interface is the same as that in the basic bus interface.

Number of access cycles in byte control SRAM interface  
 = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)  
 + number of  $\overline{CS}$  extension cycles (0, 1, 2)  
 [+ number of external wait cycles by the  $\overline{WAIT}$  pin]

## 3. Burst ROM Interface

The number of access cycles at full access in the burst ROM interface is the same as that in the basic bus interface. The number of access cycles in the burst access can be specified as one to eight cycles by the BSTS bit in BROMCR.

Number of access cycles in the burst ROM interface  
 = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)  
 + number of  $\overline{CS}$  extension cycles (0, 1)  
 [+number of external wait cycles by the  $\overline{WAIT}$  pin]  
 + number of burst access cycles (1 to 8) × number of burst accesses (0 to 63)

## 4. Address/data multiplexed I/O interface

The number of access cycles in data cycle of the address/data multiplexed I/O interface is the same as that in the basic bus interface. The number of access cycles in address cycle can be specified as two or three cycles by the ADDEX bit in MPXCR.

Number of access cycles in the address/data multiplexed I/O interface  
 = number of address output cycles (2, 3) + number of data output cycles (2, 3)  
 + number of program wait cycles (0 to 7)  
 + number of  $\overline{CS}$  extension cycles (0, 1, 2)  
 [+number of external wait cycles by the  $\overline{WAIT}$  pin]

Table 6.6 lists the number of access cycles for each interface.

**Table 6.6 Number of Access Cycles**

|  |   |       |       |     |          |          |      |                |                           |
|--|---|-------|-------|-----|----------|----------|------|----------------|---------------------------|
| Basic bus interface                    | = | Th    | +T1   | +T2 |          |          |      | +Tt            |                           |
|  |   | [0,1] | [1]   | [1] |          |          |      | [0,1]          | [2 to 4]                  |
| Byte control SRAM interface            | = | Th    | +T1   | +T2 | +Tpw     | +TtW     | +T3  | +Tt            |                           |
|  |   | [0,1] | [1]   | [1] | [0 to 7] | [n]      | [1]  | [0,1]          | [3 to 12 + n]             |
| Burst ROM interface                    | = | Th    | +T1   | +T2 |          |          |      | +Tb            |                           |
|  |   | [0,1] | [1]   | [1] |          |          |      | [(1 to 8) × m] | [(2 to 3) + (1 to 8) × m] |
| Address/data multiplexed I/O interface | = | Th    | +T1   | +T2 | +Tpw     | +TtW     | +T3  | +Tt            |                           |
|  |   | [0,1] | [1]   | [1] | [0 to 7] | [n]      | [1]  | [0,1]          | [3 to 12 + n]             |
| Address/data multiplexed I/O interface | = | Tma   | +Th   | +T1 | +T2      |          |      | +Tt            |                           |
|  |   | [2,3] | [0,1] | [1] | [1]      |          |      | [0,1]          | [4 to 7]                  |
| Address/data multiplexed I/O interface | = | Tma   | +Th   | +T1 | +T2      | +Tpw     | +TtW | +T3            | +Tt                       |
|  |   | [2,3] | [0,1] | [1] | [1]      | [0 to 7] | [n]  | [1]            | [0,1]                     |
|  |   |       |       |     |          |          |      |                | [5 to 15 + n]             |

[Legend]

Numbers: Number of access cycles

n: Pin wait (0 to ∞)

m: Number of burst accesses (0 to 63)

**Strobe Assert/Negate Timings:** The assert and negate timings of the strobe signals can be modified as well as number of access cycles.

- Read strobe ( $\overline{RD}$ ) in the basic bus interface
- Chip select assertion period extension cycles in the basic bus interface

### 6.5.5 Area and External Bus Interface

**Area 0:** Area 0 includes on-chip ROM\*. All of area 0 is used as external address space in on-chip ROM disabled extended mode, and the space excluding on-chip ROM is external address space in on-chip ROM enabled extended mode.

When area 0 external address space is accessed, the  $\overline{CS0}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or burst ROM interface can be selected for area 0 by bit BSRM0 in BROMCR and bit BCSEL0 in SRAMCR. Table 6.7 shows the external interface of area 0.

Note: Applied to the LSI version that incorporates the ROM.

**Table 6.7 Area 0 External Interface**

| Interface                   | Register Setting |                  |
|-----------------------------|------------------|------------------|
|                             | BSRM0 of BROMCR  | BCSEL0 of SRAMCR |
| Basic bus interface         | 0                | 0                |
| Byte control SRAM interface | 0                | 1                |
| Burst ROM interface         | 1                | 0                |
| Setting prohibited          | 1                | 1                |

**Area 1:** In externally extended mode, all of area 1 is external address space. In on-chip ROM enabled extended mode, the space excluding on-chip ROM\* is external address space.

When area 1 external address space is accessed, the  $\overline{CS1}$  signal can be output.

Either of the basic bus interface, byte control SRAM, or burst ROM interface can be selected for area 1 by bit BSRM1 in BROMCR and bit BCSEL1 in SRAMCR. Table 6.8 shows the external interface of area 1.

Note: Applied to the LSI version that incorporates the ROM.

**Table 6.8 Area 1 External Interface**

| Interface                   | Register Setting |                  |
|-----------------------------|------------------|------------------|
|                             | BSRM1 of BROMCR  | BCSEL1 of SRAMCR |
| Basic bus interface         | 0                | 0                |
| Byte control SRAM interface | 0                | 1                |
| Burst ROM interface         | 1                | 0                |
| Setting prohibited          | 1                | 1                |

**Area 2:** In externally extended mode, all of area 2 is external address space.

When area 2 external address space is accessed, the  $\overline{CS2}$  signal can be output.

Either the basic bus interface or byte control SRAM interface can be selected for area 2 by bit BCSEL2 in SRAMCR. Table 6.9 shows the external interface of area 2.

**Table 6.9 Area 2 External Interface**

| Interface                   | Register Setting |
|-----------------------------|------------------|
|                             | BCSEL2 of SRAMCR |
| Basic bus interface         | 0                |
| Byte control SRAM interface | 1                |

**Area 3:** In externally extended mode, all of area 3 is external address space.

When area 3 external address space is accessed, the  $\overline{CS3}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexed I/O interface can be selected for area 3 by bit MPXE3 in MPXCR and bit BCSEL3 in SRAMCR.

Table 6.10 shows the external interface of area 3.

**Table 6.10 Area 3 External Interface**

| Interface                              | Register Setting |                  |
|--|------------------|------------------|
|  | MPXE3 of MPXCR   | BCSEL3 of SRAMCR |
| Basic bus interface                    | 0                | 0                |
| Byte control SRAM interface            | 0                | 1                |
| Address/data multiplexed I/O interface | 1                | 0                |
| Setting prohibited                     | 1                | 1                |

**Area 4:** In externally extended mode, all of area 4 is external address space.

When area 4 external address space is accessed, the  $\overline{CS4}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexed I/O interface can be selected for area 4 by bit MPXE4 in MPXCR and bit BCSEL4 in SRAMCR.

Table 6.11 shows the external interface of area 4.

**Table 6.11 Area 4 External Interface**

| Interface                              | Register Setting |                  |
|--|------------------|------------------|
|  | MPXE4 of MPXCR   | BCSEL4 of SRAMCR |
| Basic bus interface                    | 0                | 0                |
| Byte control SRAM interface            | 0                | 1                |
| Address/data multiplexed I/O interface | 1                | 0                |
| Setting prohibited                     | 1                | 1                |

**Area 5:** Area 5 includes the on-chip RAM and access prohibited spaces. In external extended

mode, area 5, other than the on-chip RAM and access-prohibited spaces, is external address space. Note that the on-chip RAM is enabled when the RAME bit in SYSCR are set to 1. If the RAME bit in SYSCR is cleared to 0, the on-chip RAM is disabled and the corresponding addresses are an external address space. For details, see section 3, MCU Operating Modes.

When area 5 external address space is accessed, the  $\overline{CS5}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexed I/O interface can be selected for area 5 by the MPXE5 bit in MPXCR and the BCSEL5 bit in SRAMCR. Table 6.12 shows the external interface of area 5.

**Table 6.12 Area 5 External Interface**

| Interface                              | Register Setting |                  |
|--|------------------|------------------|
|  | MPXE5 of MPXCR   | BCSEL5 of SRAMCR |
| Basic bus interface                    | 0                | 0                |
| Byte control SRAM interface            | 0                | 1                |
| Address/data multiplexed I/O interface | 1                | 0                |
| Setting prohibited                     | 1                | 1                |

**Area 6:** Area 6 includes internal I/O registers. In external extended mode, area 6 other than on-chip I/O register area is external address space.

When area 6 external address space is accessed, the  $\overline{CS6}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexed I/O interface can be selected for area 6 by the MPXE6 bit in MPXCR and the BCSEL6 bit in SRAMCR. Table 6.13 shows the external interface of area 6.

**Table 6.13 Area 6 External Interface**

| Interface                              | Register Setting |                  |
|--|------------------|------------------|
|  | MPXE6 of MPXCR   | BCSEL6 of SRAMCR |
| Basic bus interface                    | 0                | 0                |
| Byte control SRAM interface            | 0                | 1                |
| Address/data multiplexed I/O interface | 1                | 0                |
| Setting prohibited                     | 1                | 1                |

**Area 7:** Area 7 includes internal I/O registers. In external extended mode, area 7 other than internal I/O register area is external address space.

When area 7 external address space is accessed, the  $\overline{CS7}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexed I/O interface can be selected for area 7 by the MPXE7 bit in MPXCR and the BCSEL7 bit in SRAMCR. Table 6.14 shows the external interface of area 7.

**Table 6.14 Area 7 External Interface**

| Interface                              | Register Setting |                  |
|--|------------------|------------------|
|  | MPXE7 of MPXCR   | BCSEL7 of SRAMCR |
| Basic bus interface                    | 0                | 0                |
| Byte control SRAM interface            | 0                | 1                |
| Address/data multiplexed I/O interface | 1                | 0                |
| Setting prohibited                     | 1                | 1                |

### 6.5.6 Endian and Data Alignment

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus controller has a data alignment function, and controls whether the upper byte data bus (D15 to D8) or lower data bus (D7 to D0) is used according to the bus specifications for the area being accessed (8-bit access space or 16-bit access space), the data size, and endian format when accessing external address space.

**8-Bit Access Space:** With the 8-bit access space, the lower byte data bus (D7 to D0) is always used for access. The amount of data that can be accessed at one time is one byte: a word access is performed as two byte accesses, and a longword access, as four byte accesses.

Figures 6.10 and 6.11 illustrate data alignment control for the 8-bit access space. Figure 6.10 shows the data alignment when the data endian format is specified as big endian. Figure 6.11 shows the data alignment when the data endian format is specified as little endian.

| Data Size | Access Address | Access Count | Bus Cycle | Data Size | Strobe signal |          |
|-----------|----------------|--------------|-----------|-----------|---------------|----------|
|           |                |              |           |           | LHWR/LUB      | LLWR/LLB |
|           |                |              |           |           | RD            |          |
|           |                |              |           |           | Data bus      |          |
|           |                |              |           |           | D15           | D8:D7    |
|           |                |              |           |           | D0            |          |
| Byte      | n              | 1            | 1st       | Byte      | 7             | 0        |
| Word      | n              | 2            | 1st       | Byte      | 15            | 8        |
|           |                |              | 2nd       | Byte      | 7             | 0        |
| Longword  | n              | 4            | 1st       | Byte      | 31            | 24       |
|           |                |              | 2nd       | Byte      | 23            | 16       |
|           |                |              | 3rd       | Byte      | 15            | 8        |
|           |                |              | 4th       | Byte      | 7             | 0        |

**Figure 6.10 Access Sizes and Data Alignment Control for 8-Bit Access Space (Big Endian)**

| Data Size | Access Address | Access Count | Bus Cycle | Data Size | Strobe signal |          |
|-----------|----------------|--------------|-----------|-----------|---------------|----------|
|           |                |              |           |           | LHWR/LUB      | LLWR/LLB |
|           |                |              |           |           | RD            |          |
|           |                |              |           |           | Data bus      |          |
|           |                |              |           |           | D15           | D8:D7    |
|           |                |              |           |           | D0            |          |
| Byte      | n              | 1            | 1st       | Byte      | 7             | 0        |
| Word      | n              | 2            | 1st       | Byte      | 7             | 0        |
|           |                |              | 2nd       | Byte      | 15            | 8        |
| Longword  | n              | 4            | 1st       | Byte      | 7             | 0        |
|           |                |              | 2nd       | Byte      | 15            | 8        |
|           |                |              | 3rd       | Byte      | 23            | 16       |
|           |                |              | 4th       | Byte      | 31            | 24       |

**Figure 6.11 Access Sizes and Data Alignment Control for 8-Bit Access Space (Little Endian)**

**16-Bit Access Space:** With the 16-bit access space, the upper byte data bus (D15 to D8) and lower byte data bus (D7 to D0) are used for accesses. The amount of data that can be accessed at one time is one byte or one word.

Figures 6.12 and 6.13 illustrate data alignment control for the 16-bit access space. Figure 6.12 shows the data alignment when the data endian format is specified as big endian. Figure 6.13 shows the data alignment when the data endian format is specified as little endian.

In big endian, byte access for an even address is performed by using the upper byte data bus and byte access for an odd address is performed by using the lower byte data bus.

In little endian, byte access for an even address is performed by using the lower byte data bus, and byte access for an odd address is performed by using the upper byte data bus.

| Access Size | Access Address | Access Count | Bus Cycle | Data Size    | Strobe signal |              |    |
|-------------|----------------|--------------|-----------|--------------|---------------|--------------|----|
|             |                |              |           |              | LHWR/LUB      | LLWR/LLB     |    |
|             |                |              |           |              | RD            |              |    |
|             |                |              |           |              | Data bus      |              |    |
|             |                |              |           |              | D15           | D8/D7        | D0 |
| Byte        | Even (2n)      | 1            | 1st       | Byte         | 71 11111110   |              |    |
|             | Odd (2n+1)     | 1            | 1st       | Byte         | 71 11111110   |              |    |
| Word        | Even (2n)      | 1            | 1st       | Word         | 151 11111118  | 71 11111110  |    |
|             | Odd (2n+1)     | 2            | 1st       | Byte         | 151 11111118  |              |    |
| 2nd         |                |              | Byte      | 71 11111110  |               |              |    |
| Longword    | Even (2n)      | 2            | 1st       | Word         | 311 11111124  | 231 11111116 |    |
|             |                |              | 2nd       | Word         | 151 11111118  | 71 11111110  |    |
|             | Odd (2n+1)     | 3            | 1st       | Byte         | 311 11111124  |              |    |
| 2nd         |                |              | Word      | 231 11111116 | 151 11111118  |              |    |
| 3rd         |                |              | Byte      | 71 11111110  |               |              |    |

**Figure 6.12 Access Sizes and Data Alignment Control for 16-Bit Access Space (Big Endian)**

| Access Size | Access Address | Access Count | Bus Cycle | Data Size    | Strobe signal |              |    |
|-------------|----------------|--------------|-----------|--------------|---------------|--------------|----|
|             |                |              |           |              | LHWR/LUB      | LLWR/LLB     |    |
|             |                |              |           |              | RD            |              |    |
|             |                |              |           |              | Data bus      |              |    |
|             |                |              |           |              | D15           | D8/D7        | D0 |
| Byte        | Even (2n)      | 1            | 1st       | Byte         | 71 11111110   |              |    |
|             | Odd (2n+1)     | 1            | 1st       | Byte         | 71 11111110   |              |    |
| Word        | Even (2n)      | 1            | 1st       | Word         | 151 11111118  | 71 11111110  |    |
|             | Odd (2n+1)     | 2            | 1st       | Byte         | 71 11111110   |              |    |
| 2nd         |                |              | Byte      | 151 11111118 |               |              |    |
| Longword    | Even (2n)      | 2            | 1st       | Word         | 151 11111118  | 71 11111110  |    |
|             |                |              | 2nd       | Word         | 311 11111124  | 231 11111116 |    |
|             | Odd (2n+1)     | 3            | 1st       | Byte         | 71 11111110   |              |    |
| 2nd         |                |              | Word      | 231 11111116 | 151 11111118  |              |    |
| 3rd         |                |              | Byte      | 311 11111124 |               |              |    |

**Figure 6.13 Access Sizes and Data Alignment Control for 16-Bit Access Space (Little Endian)**

## 6.6 Basic Bus Interface

The basic bus interface can be connected directly to the ROM and SRAM. The bus specifications can be specified by the ABWCR, ASTCR, WTCRA, WTCRB, RDNCR, CSACR, and ENDINCR.

### 6.6.1 Data Bus

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus controller has a data alignment function, and controls whether the upper byte data bus (D15 to D8) or lower byte data bus (D7 to D0) is used according to the bus specifications for the area being accessed (8-bit access space or 16-bit access space), the data size, and endian format when accessing external address space. For details, see section 6.5.6, Endian and Data Alignment.

### 6.6.2 I/O Pins Used for Basic Bus Interface

Table 6.15 shows the pins used for basic bus interface.

**Table 6.15 I/O Pins for Basic Bus Interface**

| Name               | Symbol                               | I/O    | Function  |
|--------------------|--------------------------------------|--------|---|
| Bus cycle start    | $\overline{BS}$                      | Output | Signal indicating that the bus cycle has started  |
| Address strobe     | $\overline{AS}^*$                    | Output | Strobe signal indicating that an address output on the address bus is valid during access |
| Read strobe        | $\overline{RD}$                      | Output | Strobe signal indicating the read access  |
| Read/write         | $\overline{RD/WR}$                   | Output | Signal indicating the data bus input or output direction                                  |
| Low-high write     | $\overline{LHWR}$                    | Output | Strobe signal indicating that the upper byte (D15 to D8) is valid during write access     |
| Low-low write      | $\overline{LLWR}$                    | Output | Strobe signal indicating that the lower byte (D7 to D0) is valid during write access      |
| Chip select 0 to 7 | $\overline{CS0}$ to $\overline{CS7}$ | Output | Strobe signal indicating that the area is selected  |
| Wait               | $\overline{WAIT}$                    | Input  | Wait request signal used when an external address space is accessed                       |


Note: \* When the address/data multiplexed interface is selected, this pin only functions as the  $\overline{AH}$  output and does not function as the  $\overline{AS}$  output.

### 6.6.3 Basic Timing


This section describes the basic timing when the data is specified as big endian.

**16-Bit 2-State Access Space:** Figures 6.14 to 6.16 show the bus timing of 16-bit 2-state access space.


When accessing 16-bit access space, the upper byte data bus (D15 to D8) is used for even addresses access, and the lower byte data bus (D7 to D0) is used for odd addresses. No wait cycles can be inserted.



**Figure 6.14 16-Bit 2-State Access Space Bus Timing  
(Byte Access for Even Address)**



**Figure 6.15 16-Bit 2-State Access Space Bus Timing  
 (Byte Access for Odd Address)**




- Notes: 1.  $n = 0$  to 7  
 2. When  $RDNn = 0$


**Figure 6.16 16-Bit 2-State Access Space Bus Timing  
 (Word Access for Even Address)**

**16-Bit 3-State Access Space:** Figures 6.17 to 6.19 show the bus timing of 16-bit 3-state access space.

When accessing 16-bit access space, the upper byte data bus (D15 to D8) is used for even addresses, and the lower byte data bus (D7 to D0) is used for odd addresses. Wait cycles can be inserted.




**Figure 6.17 16-Bit 3-State Access Space Bus Timing  
(Byte Access for Even Address)**



Notes: 1. n = 0 to 7  
2. When RDNn = 0

**Figure 6.18 16-Bit 3-State Access Space Bus Timing  
(Word Access for Odd Address)**



Notes: 1.  $n = 0$  to 7  
 2. When  $RDN = 0$

**Figure 6.19 16-Bit 3-State Access Space Bus Timing  
 (Word Access for Even Address)**


#### 6.6.4 Wait Control

This LSI can extend the bus cycle by inserting wait cycles ( $T_w$ ) when the external address space is accessed. There are two ways of inserting wait cycles: program wait ( $T_{pw}$ ) insertion and pin wait ( $T_{tw}$ ) insertion using the  $\overline{\text{WAIT}}$  pin.

**Program Wait Insertion:** From 0 to 7 wait cycles can be inserted automatically between the  $T_2$  state and  $T_3$  state for 3-state access space, according to the settings in WTCRA and WTCRB.

**Pin Wait Insertion:** For 3-state access space, when the WAITE bit in BCR1 is set to 1 and the ICR bit for the corresponding pin is set to 1, wait input by means of the  $\overline{\text{WAIT}}$  pin is enabled. When the external address space is accessed in this state, a program wait ( $T_w$ ) is first inserted according to the WTCRA and WTCRB settings. If the  $\overline{\text{WAIT}}$  pin is low at the falling edge of  $B\phi$  in the last  $T_2$  or  $T_{pw}$  cycle, another  $T_{tw}$  cycle is inserted until the  $\overline{\text{WAIT}}$  pin is brought high. The pin wait insertion is effective when the  $T_w$  cycles are inserted to seven cycles or more, or when the number of  $T_w$  cycles to be inserted is changed according to the external devices. The WAITE bit is common to all areas. For details on ICR, see section 8, I/O port.

Figure 6.20 shows an example of wait cycle insertion timing. After a reset, the 3-state access is specified, the program wait is inserted for seven cycles, and the  $\overline{\text{WAIT}}$  input is disabled.



- Notes: 1. Upward arrows indicate the timing of  $\overline{WAIT}$  pin sampling.  
 2.  $n = 0$  to 7  
 3.  $RDNn = 0$

**Figure 6.20 Example of Wait Cycle Insertion Timing**

## 6.6.5 Read Strobe ( $\overline{RD}$ ) Timing

The read strobe timing can be modified in area units by setting bits RDN7 to RDN0 in RDNCR to 1.

Figure 6.21 shows an example of timing when the read strobe timing is changed in the basic bus 3-state access space.




Figure 6.21 Example of Read Strobe Timing


### 6.6.6 Extension of Chip Select ( $\overline{CS}$ ) Assertion Period

Some external I/O devices require a setup time and hold time between address and  $\overline{CS}$  signals and strobe signals such as  $\overline{RD}$ ,  $\overline{LHWR}$ , and  $\overline{LLWR}$ .

Settings can be made in CSACR to insert cycles in which only the  $\overline{CS}$ ,  $\overline{AS}$ , and address signals are asserted before and after a basic bus space access cycle. Extension of the  $\overline{CS}$  assertion period can be set in area units. With the  $\overline{CS}$  assertion extension period in write access, the data setup and hold times are less stringent since the write data is output to the data bus.

Figure 6.22 shows an example of the timing when the  $\overline{CS}$  assertion period is extended in basic bus 3-state access space.

Both extension cycle  $T_h$  inserted before the basic bus cycle and extension cycle  $T_t$  inserted after the basic bus cycle, or only one of these, can be specified for individual areas. Insertion or non-insertion can be specified for the  $T_h$  cycle with the upper eight bits (CSXH7 to CSXH0) in CSACR, and for the  $T_t$  cycle with the lower eight bits (CSXT7 to CSXT0).



Notes: n = 0 to 7

**Figure 6.22 Example of Timing when Chip Select Assertion Period is Extended**

## 6.7 Byte Control SRAM Interface

The byte control SRAM interface is a memory interface for outputting a byte select strobe during a read or a write bus cycle. This interface has 16-bit data input/output pins and can be connected to the SRAM that has the upper byte select and the lower byte select strobes such as  $\overline{UB}$  and  $\overline{LB}$ .

The operation of the byte control SRAM interface is the same as the basic bus interface except that: the byte select strobes ( $\overline{LUB}$  and  $\overline{LLB}$ ) are output from the write strobe output pins ( $\overline{LHWR}$  and  $\overline{LLWR}$ ), respectively; the read strobe ( $\overline{RD}$ ) negation timing is a half cycle earlier than that in the case where  $RDNn = 0$  in the basic bus interface regardless of the  $RDNCR$  settings; and the  $\overline{RD}/\overline{WR}$  signal is used as write enable ( $\overline{WE}$ ).

### 6.7.1 Byte Control SRAM Space Setting

Byte control SRAM interface can be specified for areas 0 to 7. Each area can be specified as byte control SRAM interface by setting bits  $BCSELn$  ( $n = 0$  to  $7$ ) in  $SRAMCR$ . For the area specified as burst ROM interface or address/data multiplexed I/O interface, the  $SRAMCR$  setting is invalid and byte control SRAM interface cannot be used.

### 6.7.2 Data Bus

The bus width of the byte control SRAM space can be specified as 16-bit byte control SRAM space according to bits  $ABWHn$  and  $ABWLn$  ( $n = 0$  to  $7$ ) in  $ABWCR$ . The area specified as 8-bit access space cannot be specified as the byte control SRAM space.

For the 16-bit byte control SRAM space, data bus (D15 to D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see section 6.5.6, Endian and Data Alignment.

### 6.7.3 I/O Pins Used for Byte Control SRAM Interface

Table 6.16 shows the pins used for the byte control SRAM interface.

In the byte control SRAM interface, write strobe signals ( $\overline{\text{LHWR}}$  and  $\overline{\text{LLWR}}$ ) are output from the byte select strobes. The  $\text{RD}/\overline{\text{WR}}$  signal is used as a write enable signal.


**Table 6.16 I/O Pins for Byte Control SRAM Interface**

| Pin                              | When Byte Control SRAM is Specified | Name                    | I/O          | Function   |
|----------------------------------|-------------------------------------|-------------------------|--------------|--|
| $\overline{\text{AS/AH}}$        | $\overline{\text{AS}}$              | Address strobe          | Output       | Strobe signal indicating that the address output on the address bus is valid when a basic bus interface space or byte control SRAM space is accessed |
| $\overline{\text{CSn}}$          | $\overline{\text{CSn}}$             | Chip select             | Output       | Strobe signal indicating that area n is selected   |
| $\overline{\text{RD}}$           | $\overline{\text{RD}}$              | Read strobe             | Output       | Output enable for the SRAM when the byte control SRAM space is accessed  |
| $\text{RD}/\overline{\text{WR}}$ | $\text{RD}/\overline{\text{WR}}$    | Read/write              | Output       | Write enable signal for the SRAM when the byte control SRAM space is accessed  |
| $\overline{\text{LHWR/LUB}}$     | $\overline{\text{LUB}}$             | Lower-upper byte select | Output       | Upper byte select when the 16-bit byte control SRAM space is accessed  |
| $\overline{\text{LLWR/LLB}}$     | $\overline{\text{LLB}}$             | Lower-lower byte select | Output       | Lower byte select when the 16-bit byte control SRAM space is accessed  |
| $\overline{\text{WAIT}}$         | $\overline{\text{WAIT}}$            | Wait                    | Input        | Wait request signal used when an external address space is accessed  |
| A23 to A0                        | A23 to A0                           | Address pin             | Output       | Address output pin   |
| D15 to D0                        | D15 to D0                           | Data pin                | Input/output | Data input/output pin  |

## 6.7.4 Basic Timing

**2-State Access Space:** Figure 6.23 shows the bus timing when the byte control SRAM space is specified as a 2-state access space.


Data buses used for 16-bit access space is the same as those in basic bus interface. No wait cycles can be inserted.



**Figure 6.23 16-Bit 2-State Access Space Bus Timing**

**3-State Access Space:** Figure 6.24 shows the bus timing when the byte control SRAM space is specified as a 3-state access space.

Data buses used for 16-bit access space is the same as those in the basic bus interface. Wait cycles can be inserted.



**Figure 6.24 16-Bit 3-State Access Space Bus Timing**


## 6.7.5 Wait Control

The bus cycle can be extended for the byte control SRAM interface by inserting wait cycles ( $T_w$ ) in the same way as the basic bus interface.

**Program Wait Insertion:** From 0 to 7 wait cycles can be inserted automatically between T2 cycle and T3 cycle for the 3-state access space in area units, according to the settings in WTCRA and WTCRB.

**Pin Wait Insertion:** For 3-state access space, when the WAITE bit in BCR1 is set to 1, the corresponding DDR bit is cleared to 0, and the ICR bit is set to 1, wait input by means of the  $\overline{\text{WAIT}}$  pin is enabled. For details on DDR and ICR, see section 8, I/O ports.

Figure 6.25 shows an example of wait cycle insertion timing.



- Notes: 1. Upward arrows indicate the timing of  $\overline{WAIT}$  pin sampling.  
 2.  $n = 0$  to  $7$

**Figure 6.25 Example of Wait Cycle Insertion Timing**

### 6.7.6 Read Strobe ( $\overline{RD}$ )

When the byte control SRAM space is specified, the RDNCR setting for the corresponding space is invalid.

The read strobe negation timing is the same timing as when  $RDNn = 1$  in the basic bus interface.

### 6.7.7 Extension of Chip Select ( $\overline{CS}$ ) Assertion Period

In the byte control SRAM interface, the extension cycles can be inserted before and after the bus cycle in the same way as the basic bus interface. For details, see section 6.6.6, Extension of Chip Select ( $\overline{CS}$ ) Assertion Period.

## 6.8 Burst ROM Interface

In this LSI, external address space areas 0 and 1 can be designated as burst ROM space, and burst ROM interfacing performed. The burst ROM interface enables ROM with page access capability to be accessed at high speed.

Areas 1 and 0 can be designated as burst ROM space by means of bits BSRM1 and BSRM0 in BROMCR. Consecutive burst accesses of up to 32 words can be performed, according to the setting of bits BSWDn1 and BSWDn0 ( $n = 0, 1$ ) in BROMCR. From one to eight cycles can be selected for burst access.

Settings can be made independently for area 0 and area 1.

In the burst ROM interface, burst access covers only CPU read accesses. Other accesses are covered by basic bus interface.

### 6.8.1 Burst ROM Space Setting

Burst ROM interface can be specified for areas 0 and 1. Areas 0 and 1 can be specified as burst ROM space by setting bits BSRMn ( $n = 0, 1$ ) in BROMCR.

## 6.8.2 Data Bus

The bus width of the burst ROM space can be specified as 8-bit or 16-bit burst ROM interface space according to the ABWH<sub>n</sub> and ABWL<sub>n</sub> bits (n = 0, 1) in ABWCR.

For the 8-bit bus width, data bus (D7 to D0) is valid. For the 16-bit bus width, data bus (D15 to D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see section 6.5.6, Endian and Data Alignment.

## 6.8.3 I/O Pins Used for Burst ROM Interface

Table 6.17 shows the pins used for the burst ROM interface.

**Table 6.17 I/O Pins Used for Burst ROM Interface**

| Name               | Symbol                               | I/O    | Function  |
|--------------------|--------------------------------------|--------|---|
| Bus cycle start    | $\overline{BS}$                      | Output | Signal indicating that the bus cycle has started.   |
| Address strobe     | $\overline{AS}$                      | Output | Strobe signal indicating that an address output on the address bus is valid during access |
| Read strobe        | $\overline{RD}$                      | Output | Strobe signal indicating the read access  |
| Read/write         | $RD/\overline{WR}$                   | Output | Signal indicating the data bus input or output direction                                  |
| Low-high write     | $\overline{LHWR}$                    | Output | Strobe signal indicating that the upper byte (D15 to D8) is valid during write access     |
| Low-low write      | $\overline{LLWR}$                    | Output | Strobe signal indicating that the lower byte (D7 to D0) is valid during write access      |
| Chip select 0 to 7 | $\overline{CS0}$ to $\overline{CS7}$ | Output | Strobe signal indicating that the area is selected  |
| Wait               | $\overline{WAIT}$                    | Input  | Wait request signal used when an external address space is accessed                       |

## 6.8.4 Basic Timing

The number of access cycles in the initial cycle (full access) on the burst ROM interface is determined by the basic bus interface settings in ABWCR, ASTCR, WTCRA, WTCRB, and bits CSXHn in CSACR ( $n = 0$  to 7). When area 0 or area 1 designated as burst ROM space is read by the CPU, the settings in RDNCR and bits CSXTn in CSACR ( $n = 0$  to 7) are ignored.

From one to eight cycles can be selected for the burst cycle, according to the settings of bits BSTS02 to BSTS00 and BSTS12 to BSTS10 in BROMCR. Wait cycles cannot be inserted. In addition, 4-word, 8-word, 16-word, or 32-word consecutive burst access can be performed according to the settings of BSTS01, BSTS00, BSTS11, and BSTS10 bits in BROMCR.

The basic access timing for burst ROM space is shown in figures 6.26 and 6.27.





Figure 6.26 Example of Burst ROM Access Timing ( $AST_n = 1$ , Two Burst Cycles)



**Figure 6.27 Example of Burst ROM Access Timing ( $ASTn = 0$ , One Burst Cycle)**

### 6.8.5 Wait Control

As with the basic bus interface, either program wait insertion or pin wait insertion by the  $\overline{WAIT}$  pin can be used in the initial cycle (full access) on the burst ROM interface. See section 6.6.4, Wait Control. Wait cycles cannot be inserted in a burst cycle.

### 6.8.6 Read Strobe ( $\overline{RD}$ ) Timing

When the burst ROM space is read by the CPU, the RDNCR setting for the corresponding space is invalid.

The read strobe negation timing is the same timing as when  $RDNn = 0$  in the basic bus interface.

## 6.8.7 Extension of Chip Select ( $\overline{CS}$ ) Assertion Period

In the burst ROM interface, the extension cycles can be inserted in the same way as the basic bus interface.

For the burst ROM space, the burst access can be enabled only in read access by the CPU. In this case, the setting of the corresponding CSXTn bit in CSACR is ignored and an extension cycle can be inserted only before the full access cycle. Note that no extension cycle can be inserted before or after the burst access cycles.

In read accesses by the CPU, the burst ROM space is equivalent to the basic bus interface space. Accordingly, extension cycles can be inserted before and after the burst access cycles.

## 6.9 Address/Data Multiplexed I/O Interface

If areas 3 to 7 of external address space are specified as address/data multiplexed I/O space in this LSI, the address/data multiplexed I/O interface can be performed. In the address/data multiplexed I/O interface, peripheral LSIs that require the multiplexed address/data can be connected directly to this LSI.

### 6.9.1 Address/Data Multiplexed I/O Space Setting

Address/data multiplexed I/O interface can be specified for areas 3 to 7. Each area can be specified as the address/data multiplexed I/O space by setting bits MPXEn (n = 3 to 7) in MPXCR.

### 6.9.2 Address/Data Multiplex

In the address/data multiplexed I/O space, data bus is multiplexed with address bus. Table 6.18 shows the relationship between the bus width and address output.

**Table 6.18 Address/Data Multiplex**

| Bus Width | Cycle   | Data Pins |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
|-----------|---------|-----------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
|           |         | PI7       | PI6 | PI5 | PI4 | PI3 | PI2 | PI1 | PI0 | PH7 | PH6 | PH5 | PH4 | PH3 | PH2 | PH1 | PH0 |
| 8 bits    | Address | —         | —   | —   | —   | —   | —   | —   | —   | A7  | A6  | A5  | A4  | A3  | A2  | A1  | A0  |
|           | Data    | —         | —   | —   | —   | —   | —   | —   | —   | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| 16 bits   | Address | A15       | A14 | A13 | A12 | A11 | A10 | A9  | A8  | A7  | A6  | A5  | A4  | A3  | A2  | A1  | A0  |
|           | Data    | D15       | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |

### 6.9.3 Data Bus

The bus width of the address/data multiplexed I/O space can be specified for either 8-bit access space or 16-bit access space by the ABWH<sub>n</sub> and ABWL<sub>n</sub> bits (n = 3 to 7) in ABWCR.

For the 8-bit access space, D7 to D0 are valid for both address and data. For 16-bit access space, D15 to D0 are valid for both address and data. If the address/data multiplexed I/O space is accessed, the corresponding address will be output to the address bus.

For details on access size and data alignment, see section 6.5.6, Endian and Data Alignment.

### 6.9.4 I/O Pins Used for Address/Data Multiplexed I/O Interface

Table 6.19 shows the pins used for the address/data multiplexed I/O Interface.

**Table 6.19 I/O Pins for Address/Data Multiplexed I/O Interface**

| Pin  | When Byte Control SRAM is Specified | Name           | I/O          | Function  |
|--|-------------------------------------|----------------|--------------|---|
| $\overline{\text{CS}}_n$                       | $\overline{\text{CS}}_n$            | Chip select    | Output       | Chip select (n = 3 to 7) when area n is specified as the address/data multiplexed I/O space   |
| $\overline{\text{AS}}/\overline{\text{AH}}$    | $\overline{\text{AH}}^*$            | Address hold   | Output       | Signal to hold an address when the address/data multiplexed I/O space is specified  |
| $\overline{\text{RD}}$                         | $\overline{\text{RD}}$              | Read strobe    | Output       | Signal indicating that the address/data multiplexed I/O space is being read   |
| $\overline{\text{LHWR}}/\overline{\text{ULB}}$ | $\overline{\text{LHWR}}$            | Low-high write | Output       | Strobe signal indicating that the upper bytes (D15 to D8) is valid when the address/data multiplexed I/O space is written   |
| $\overline{\text{LLWR}}/\overline{\text{LLB}}$ | $\overline{\text{LLWR}}$            | Low-low write  | Output       | Strobe signal indicating that the lower bytes (D7 to D0) is valid when the address/data multiplexed I/O space is written  |
| D15 to D0                                      | D15 to D0                           | Address/data   | Input/output | Address and data multiplexed pins for the address/data multiplexed I/O space.<br>Only D7 to D0 are valid when the 8-bit space is specified. D15 to D0 are valid when the 16-bit space is specified. |
| A23 to A0                                      | A23 to A0                           | Address        | Output       | Address output pin  |


| Pin                              | When Byte Control SRAM is Specified | Name            | I/O    | Function   |
|----------------------------------|-------------------------------------|-----------------|--------|--|
| $\overline{\text{WAIT}}$         | $\overline{\text{WAIT}}$            | Wait            | Input  | Wait request signal used when the external address space is accessed |
| $\overline{\text{BS}}$           | $\overline{\text{BS}}$              | Bus cycle start | Output | Signal to indicate the bus cycle start                               |
| $\text{RD}/\overline{\text{WR}}$ | $\text{RD}/\overline{\text{WR}}$    | Read/write      | Output | Signal indicating the data bus input or output direction             |

Note: \* The  $\overline{\text{AH}}$  output is multiplexed with the  $\overline{\text{AS}}$  output. At the timing that an area is specified as address/data multiplexed I/O, this pin starts to function as the  $\overline{\text{AH}}$  output meaning that this pin cannot be used as the  $\overline{\text{AS}}$  output. At this time, when other areas set to the basic bus interface is accessed, this pin does not function as the  $\overline{\text{AS}}$  output. Until an area is specified as address/data multiplexed I/O, be aware that this pin functions as the  $\overline{\text{AS}}$  output.


## 6.9.5 Basic Timing

The bus cycle in the address/data multiplexed I/O interface consists of an address cycle and a data cycle. The data cycle is based on the basic bus interface timing specified by the ABWCR, ASTCR, WTCRA, WTCRB, RDNCR, and CSACR.

Figures 6.28 and 6.29 show the basic access timings.



**Figure 6.28 8-Bit Access Space Access Timing (ABWHn = 1, ABWLn = 1)**




**Figure 6.29 16-Bit Access Space Access Timing (ABWHn = 0, ABWLn = 1)**

## 6.9.6 Address Cycle Control

An extension cycle ( $T_{maw}$ ) can be inserted between  $T_{ma1}$  and  $T_{ma2}$  cycles to extend the  $\overline{AH}$  signal output period by setting the  $\overline{ADDEX}$  bit in  $\overline{MPXCR}$ . By inserting the  $T_{maw}$  cycle, the address setup for  $\overline{AH}$  and the  $\overline{AH}$  minimum pulse width can be assured.

Figure 6.30 shows the access timing when the address cycle is three cycles.



**Figure 6.30 Access Timing of 3 Address Cycles ( $\overline{ADDEX} = 1$ )**

## 6.9.7 Wait Control


In the data cycle of the address/data multiplexed I/O interface, program wait insertion and pin wait insertion by the  $\overline{\text{WAIT}}$  pin are enabled in the same way as in the basic bus interface. For details, see section 6.6.4, Wait Control.

Wait control settings do not affect the address cycles.

## 6.9.8 Read Strobe ( $\overline{\text{RD}}$ ) Timing

In the address/data multiplexed I/O interface, the read strobe timing of data cycles can be modified in the same way as in basic bus interface. For details, see section 6.6.5, Read Strobe ( $\overline{\text{RD}}$ ) Timing.

Figure 6.31 shows an example when the read strobe timing is modified.




**Figure 6.31 Read Strobe Timing**

## 6.9.9 Extension of Chip Select ( $\overline{CS}$ ) Assertion Period

In the address/data multiplexed interface, the extension cycles can be inserted before and after the bus cycle. For details, see section 6.6.6, Extension of Chip Select ( $\overline{CS}$ ) Assertion Period.


Figure 6.32 shows an example of the chip select ( $\overline{CS}$ ) assertion period extension timing.



**Figure 6.32 Chip Select ( $\overline{CS}$ ) Assertion Period Extension Timing in Data Cycle**

When consecutively reading from the same area connected to a peripheral LSI whose data hold time is long, data outputs from the peripheral LSI and this LSI may conflict. Inserting the chip select assertion period extension cycle after the access cycle can avoid the data conflict.

Figure 6.33 shows an example of the operation. In the figure, both bus cycles A and B are read access cycles to the address/data multiplexed I/O space. An example of the data conflict is shown in (a), and an example of avoiding the data conflict by the  $\overline{CS}$  assertion period extension cycle in (b).



**Figure 6.33 Consecutive Read Accesses to Same Area (Address/Data Multiplexed I/O Space)**

## 6.10 Idle Cycle

In this LSI, idle cycles can be inserted between the consecutive external accesses. By inserting the idle cycle, data conflicts between ROM read cycle whose output floating time is long and an access cycle from/to high-speed memory or I/O interface can be prevented.

### 6.10.1 Operation

When this LSI consecutively accesses external address space, it can insert an idle cycle between bus cycles in the following three cases. These conditions are determined by the sequence of read and write and previously accessed area.

1. When read cycles of different areas in the external address space occur consecutively
2. When an external write cycle occurs immediately after an external read cycle
3. When an external read cycle occurs immediately after an external write cycle

Up to four idle cycles can be inserted under the conditions shown above. The number of idle cycles to be inserted should be specified to prevent data conflicts between the output data from a previously accessed device and data from a subsequently accessed device.

Under conditions 1 and 2, which are the conditions to insert idle cycles after read, the number of idle cycles can be selected from setting A specified by the bits IDLCA1 and IDLCA0 in IDLCR or setting B specified by the bits IDLCB1 and IDLCB0 in IDLCR: Setting A can be selected from one to four cycles, and setting B can be selected from one or two to four cycles. Setting A or B can be specified for each area by setting the bits IDLSEL7 to IDLSEL0 in IDLCR. Note that the bits IDLSEL7 to IDLSEL0 correspond to the previously accessed area of the consecutive accesses.

The number of idle cycles to be inserted under condition 3, which is a condition to insert idle cycles after write, can be determined by setting A as described above.

After the reset release, IDLCR is initialized to four idle cycle insertion under all conditions 1 to 3 shown above.

Table 6.20 shows the correspondence between conditions 1 to 3 and number of idle cycles to be inserted for each area. Table 6.21 shows the correspondence between the number of idle cycles to be inserted specified by settings A and B, and number of cycles to be inserted.

**Table 6.20 Number of Idle Cycle Insertion Selection in Each Area**

| Insertion Condition                  | Bit Settings |         |         |                          |   |   |   |   |   |   |   |
|--------------------------------------|--------------|---------|---------|--------------------------|---|---|---|---|---|---|---|
|                                      | n            | IDLSn   |         | Area for Previous Access |   |   |   |   |   |   |   |
|                                      |              | Setting | IDLSELn | 0                        | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Consecutive reads in different areas | 1            | 0       | —       | Invalid                  |   |   |   |   |   |   |   |
|                                      |              | 1       | 0       | A                        | A | A | A | A | A | A | A |
|                                      |              |         | 1       | B                        | B | B | B | B | B | B | B |
| Write after read                     | 0            | 0       | —       | Invalid                  |   |   |   |   |   |   |   |
|                                      |              | 1       | 0       | A                        | A | A | A | A | A | A | A |
|                                      |              |         | 1       | B                        | B | B | B | B | B | B | B |
| Read after write                     | 2            | 0       | —       | Invalid                  |   |   |   |   |   |   |   |
|                                      |              | 1       |         | A                        |   |   |   |   |   |   |   |

[Legend]

A: Number of idle cycle insertion A is selected.

B: Number of idle cycle insertion B is selected.


Invalid: No idle cycle is inserted for the corresponding condition.

**Table 6.21 Number of Idle Cycle Insertions**

| Bit Settings |        |        |        |   | Number of Cycles |
|--------------|--------|--------|--------|---|------------------|
| A            |        | B      |        |   |                  |
| IDLCA1       | IDLCA0 | IDLCB1 | IDLCB0 |   |                  |
| —            | —      | 0      | 0      | 0 |                  |
| 0            | 0      | —      | —      | 1 |                  |
| 0            | 1      | 0      | 1      | 2 |                  |
| 1            | 0      | 1      | 0      | 3 |                  |
| 1            | 1      | 1      | 1      | 4 |                  |

**Consecutive Reads in Different Areas:** If consecutive reads in different areas occur while bit IDLS1 in IDLCR is set to 1, idle cycles specified by bits IDLCA1 and IDLCA0 when bit IDLSELn in IDLCR is cleared to 0, or bits IDLCB1 and IDLCB0 when bit IDLSELn is set to 1 are inserted at the start of the second read cycle ( $n = 0$  to 7).


Figure 6.34 shows an example of the operation in this case. In this example, bus cycle A is a read cycle for ROM with a long output floating time, and bus cycle B is a read cycle for SRAM, each being located in a different area. In (a), an idle cycle is not inserted, and a conflict occurs in bus cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is inserted, and a data conflict is prevented.



**Figure 6.34 Example of Idle Cycle Operation (Consecutive Reads in Different Areas)**

**Write after Read:** If an external write occurs after an external read while bit IDLS0 in IDLCR is set to 1, idle cycles specified by bits IDLCA1 and IDLCA0 when bit IDSELn in IDLCR is cleared to 0 when IDLSELn = 0, or bits IDLCB1 and IDLCB0 when IDLSELn is set to 1 are inserted at the start of the write cycle (n = 0 to 7).


Figure 6.35 shows an example of the operation in this case. In this example, bus cycle A is a read cycle for ROM with a long output floating time, and bus cycle B is a CPU write cycle. In (a), an idle cycle is not inserted, and a conflict occurs in bus cycle B between the read data from ROM and the CPU write data. In (b), an idle cycle is inserted, and a data conflict is prevented.



**Figure 6.35 Example of Idle Cycle Operation (Write after Read)**

**Read after Write:** If an external read occurs after an external write while bit IDLS2 in IDLCR is set to 1, idle cycles specified by bits IDLCA1 and IDLCA0 are inserted at the start of the read cycle ( $n = 0$  to 7).


Figure 6.36 shows an example of the operation in this case. In this example, bus cycle A is a CPU write cycle and bus cycle B is a read cycle from the SRAM. In (a), an idle cycle is not inserted, and a conflict occurs in bus cycle B between the CPU write data and read data from an SRAM device. In (b), an idle cycle is inserted, and a data conflict is prevented.



**Figure 6.36 Example of Idle Cycle Operation (Read after Write)**


**External NOP Cycles and Idle Cycles:** In consecutive external bus accesses, in which even if the cycles that access no external space (external NOP cycles) exist, the condition of inserting idle cycles is effective. In this case, the external NOP cycles are counted as a part of the idle cycles.

Figure 6.37 shows an example of external NOP and idle cycle insertion.



**Figure 6.37 Idle Cycle Insertion Example**

**Relationship between Chip Select ( $\overline{CS}$ ) Signal and Read ( $\overline{RD}$ ) Signal:** Depending on the system's load conditions, the  $\overline{RD}$  signal may lag behind the  $\overline{CS}$  signal. An example is shown in figure 6.38. In this case, with the setting for no idle cycle insertion (a), there may be a period of overlap between the  $\overline{RD}$  signal in bus cycle A and the  $\overline{CS}$  signal in bus cycle B. Setting idle cycle insertion, as in (b), however, will prevent any overlap between the  $\overline{RD}$  and  $\overline{CS}$  signals. In the initial state after reset release, idle cycle indicated in (b) is set.



**Figure 6.38 Relationship between Chip Select ( $\overline{CS}$ ) and Read ( $\overline{RD}$ )**

**Table 6.22 Idle Cycles in Mixed Accesses to Normal Space**

| Previous Access    | Next Access       | IDLS              |                    |   | IDLSEL | IDLCA |   | IDLCB |   | Idle Cycle        |
|--------------------|-------------------|-------------------|--------------------|---|--------|-------|---|-------|---|-------------------|
|                    |                   | 2                 | 1                  | 0 | 7 to 0 | 1     | 0 | 1     | 0 |                   |
| Normal space read  | Normal space read | —                 | 0                  | — | —      | —     | — | —     | — | Disabled          |
|                    |                   | —                 | 1                  | — | 0      | 0     | 0 | —     | — | 1 cycle inserted  |
|                    |                   |                   |                    |   |        | 0     | 1 |       |   | 2 cycles inserted |
|                    |                   |                   |                    |   |        | 1     | 0 |       |   | 3 cycles inserted |
|                    |                   |                   |                    |   |        | 1     | 1 |       |   | 4 cycles inserted |
|                    |                   |                   |                    |   | 1      | —     | — | 0     | 0 | 0 cycle inserted  |
|                    |                   |                   |                    |   |        |       |   | 0     | 1 | 2 cycle inserted  |
|                    |                   |                   |                    |   |        |       |   | 1     | 0 | 3 cycles inserted |
|                    |                   |                   |                    |   |        |       |   | 1     | 1 | 4 cycles inserted |
|                    |                   |                   |                    |   |        |       |   |       |   |                   |
|                    |                   |                   |                    |   |        |       |   |       |   |                   |
|                    |                   |                   |                    |   |        |       |   |       |   |                   |
|                    |                   | Normal space read | Normal space write | — | —      | 0     | — | —     | — | —                 |
| —                  | —                 |                   |                    | 1 | 0      | 0     | 0 | —     | — | 1 cycle inserted  |
|                    |                   |                   |                    |   |        | 0     | 1 |       |   | 2 cycles inserted |
|                    |                   |                   |                    |   |        | 1     | 0 |       |   | 3 cycles inserted |
|                    |                   |                   |                    |   |        | 1     | 1 |       |   | 4 cycles inserted |
|                    |                   |                   |                    |   | 1      | —     | — | 0     | 0 | 0 cycle inserted  |
|                    |                   |                   |                    |   |        |       |   | 0     | 1 | 2 cycle inserted  |
|                    |                   |                   |                    |   |        |       |   | 1     | 0 | 3 cycles inserted |
|                    |                   |                   |                    |   |        |       |   | 1     | 1 | 4 cycles inserted |
|                    |                   |                   |                    |   |        |       |   |       |   |                   |
|                    |                   |                   |                    |   |        |       |   |       |   |                   |
|                    |                   |                   |                    |   |        |       |   |       |   |                   |
| Normal space write | Normal space read |                   |                    | 0 | —      | —     | — | —     | — | —                 |
|                    |                   | 1                 | —                  | — | —      | 0     | 0 | —     | — | 1 cycle inserted  |
|                    |                   |                   |                    |   |        | 0     | 1 |       |   | 2 cycles inserted |
|                    |                   |                   |                    |   |        | 1     | 0 |       |   | 3 cycles inserted |
|                    |                   |                   |                    |   |        | 1     | 1 |       |   | 4 cycles inserted |

## 6.10.2 Pin States in Idle Cycle

Table 6.23 shows the pin states in an idle cycle.

**Table 6.23 Pin States in Idle Cycle**

| Pins                               | Pin State                       |
|------------------------------------|---------------------------------|
| A23 to A0                          | Contents of following bus cycle |
| D15 to D0                          | High impedance                  |
| $\overline{CS}_n$ (n = 7 to 0)     | High                            |
| $\overline{AS}$                    | High                            |
| $\overline{RD}$                    | High                            |
| $\overline{BS}$                    | High                            |
| $\overline{RD}/\overline{WR}$      | High                            |
| $\overline{AH}$                    | Low                             |
| $\overline{LHWR}, \overline{LLWR}$ | High                            |

## 6.11 Bus Release

This LSI can release the external bus in response to a bus request from an external device. In the external bus released state, internal bus masters continue to operate as long as there is no external access.

In addition, in the external bus released state, the  $\overline{BREQO}$  signal can be driven low to output a bus request externally.

### 6.11.1 Operation

In external extended mode, when the BRLE bit in BCR1 is set to 1, and the ICR bit for the corresponding pin is set to 1, the bus can be released to the external. Driving the  $\overline{BREQ}$  pin low issues an external bus request to this LSI. When the  $\overline{BREQ}$  pin is sampled, at the prescribed timing, the  $\overline{BACK}$  pin is driven low, and the address bus, data bus, and bus control signals are placed in the high-impedance state, establishing the external bus released state. For details on DDR and ICR, see section 8, I/O Ports.

In the external bus released state, the CPU and DTC can access the internal space using the internal bus. When either the CPU or DTC attempts to access the external address space, it temporarily defers initiation of the bus cycle, and waits for the bus request from the external bus master to be canceled.

In the external bus released state, when write access to SCKCR is granted to set the clock frequency, the current setting for the clock frequency is deferred until the bus request of the external bus master is canceled. For details of the SCKCR, see section 17, Clock Pulse Generator.

If the BREQOE bit in BCR1 is set to 1, the  $\overline{\text{BREQO}}$  pin can be driven low when any of the following requests are issued, to request cancellation of the bus request externally.

- When either the CPU or DTC attempts to access the external address space
- When a SLEEP instruction is executed to place the chip in software standby mode or all-module-clock-stop mode
- When write access to SCKCR is granted to set the clock frequency

If an external bus release request and external access occur simultaneously, the priority is as follows:

(High) External bus release > External access by CPU or DTC (Low)

### 6.11.2 Pin States in External Bus Released State


Table 6.24 shows pin states in the external bus released state.

**Table 6.24 Pin States in Bus Released State**

| Pins  | Pin State      |
|---|----------------|
| A23 to A0   | High impedance |
| D15 to D0   | High impedance |
| $\overline{\text{BS}}$                              | High impedance |
| $\overline{\text{CS}}_n$ (n = 7 to 0)               | High impedance |
| $\overline{\text{AS}}$                              | High impedance |
| $\overline{\text{AH}}$                              | High impedance |
| $\overline{\text{RD}}/\overline{\text{WR}}$         | High impedance |
| $\overline{\text{RD}}$                              | High impedance |
| $\overline{\text{LUB}}$ , $\overline{\text{LLB}}$   | High impedance |
| $\overline{\text{LHWR}}$ , $\overline{\text{LLWR}}$ | High impedance |

### 6.11.3 Transition Timing

Figure 6.39 shows the timing for transition to the bus released state.



**Figure 6.39 Bus Released State Transition Timing**

## 6.12 Internal Bus

### 6.12.1 Access to Internal Address Space

The internal address spaces of this LSI are the on-chip RAM space and register space for the on-chip peripheral modules. The number of cycles necessary for access differs according to the space.

Table 6.25 shows the number of access cycles for each on-chip memory space.

**Table 6.25 Number of Access Cycles for On-Chip Memory Spaces**

| Access Space      | Access | Number of Access Cycles |
|-------------------|--------|-------------------------|
| On-chip RAM space | Read   | One $1\phi$ cycle       |
|                   | Write  | One $1\phi$ cycle       |

In access to the registers for on-chip peripheral modules, the number of access cycles differs according to the register to be accessed. When the dividing ratio of the operating clock of a bus master and that of a peripheral module is  $1 : n$ , synchronization cycles using a clock divided by  $0$  to  $n-1$  are inserted for register access in the same way as for external bus clock division.

The number of access cycles to the registers for on-chip peripheral modules is shown in table 6.26.

**Table 6.26 Number of Access Cycles for Registers of On-Chip Peripheral Modules**


| Module to be Accessed  | Number of Cycles |          |                            |
|--|------------------|----------|----------------------------|
|  | Read             | Write    | Write Data Buffer Function |
| MCU operating mode, clock pulse generator, power-down control registers, interrupt controller, bus controller, and DTC registers | $21\phi$         | $31\phi$ | Disabled                   |
| I/O port PFCR registers and WDT registers  | $2P\phi$         | $3P\phi$ | Disabled                   |
| I/O port registers other than PFCR, TPU, PPG, TMR, SCI, A/D, and D/A registers   |                  | $2P\phi$ | Enabled                    |

## 6.13 Write Data Buffer Function

### 6.13.1 Write Data Buffer Function for External Data Bus

This LSI has a write data buffer function for the external data bus. Using the write data buffer function enables external writes and internal accesses in parallel. The write data buffer function is made available by setting the WDBE bit to 1 in BCR1.

Figure 6.40 shows an example of the timing when the write data buffer function is used. When this function is used, if an external address space write continues for two cycles or longer, and there is an internal access next, an external write only is executed in the first two cycles. However, from the next cycle onward, internal accesses (on-chip memory or internal I/O register read/write) and the external address space write rather than waiting until it ends are executed in parallel.




**Figure 6.40 Example of Timing when Write Data Buffer Function is Used**

### 6.13.2 Write Data Buffer Function for Peripheral Modules

This LSI has a write data buffer function for the peripheral module access. Using the write data buffer function enables peripheral module writes and on-chip memory or external access to be executed in parallel. The write data buffer function is made available by setting the PWDBE bit in BCR2 to 1. As for the peripheral module register space in which the write data buffer function is effective, see table 6.26 in section 6.12.

Figure 6.41 shows an example of the timing when the write data buffer function is used. When this function is used, if an internal I/O register write continues for two cycles or longer and then there is an on-chip RAM, or an external access, internal I/O register write only is performed in the first two cycles. However, from the next cycle onward an internal memory or an external access and internal I/O register write are executed in parallel rather than waiting until it ends.



**Figure 6.41 Example of Timing when Peripheral Module Write Data Buffer Function is Used**

## 6.14 Bus Arbitration

This LSI has bus arbiters that arbitrate bus mastership operations (bus arbitration). This LSI incorporates internal access and external access bus arbiters that can be used and controlled independently. The internal bus arbiter handles the CPU and DTC accesses. The external bus arbiter handles the external access by the CPU and DTC and external bus release request (external bus master).

The bus arbiters determine priorities at the prescribed timing, and permit use of the bus by means of the bus request acknowledge signal.

### 6.14.1 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, sends a bus request acknowledge signal to the bus master. If there are bus requests from more than one bus master, the bus request acknowledge signal is sent to the one with the highest priority. When a bus master receives the bus request acknowledge signal, it takes possession of the bus until that signal is canceled.

The priority of the internal bus arbitration:

(High) DTC > CPU (Low)

The priority of the external bus arbitration:

(High) External bus release request > External access by the CPU and DTC (Low)

If the DTC accesses continue, the CPU can be given priority over the DTC to execute the bus cycles alternatively between them by setting the IBCCS bit in BCR2.

An internal bus access by internal bus masters and external bus release can be executed in parallel.

### 6.14.2 Bus Transfer Timing

Even if a bus request is received from a bus master with a higher priority over that of the bus master that has taken control of the bus and is currently operating, the bus is not necessarily transferred immediately. There are specific timings at which each bus master can release the bus.

**CPU:** The CPU is the lowest-priority bus master, and if a bus request is received from the DTC, the bus arbiter transfers the bus to the bus master that issued the request.

The timing for transfer of the bus is at the end of the bus cycle. In sleep mode, the bus is transferred synchronously with the clock.

Note, however, that the bus cannot be transferred in the following cases.

- The word or longword access is performed in some divisions.
- Stack handling is performed in multiple bus cycles.
- Transfer data read or write by memory transfer instructions, block transfer instructions, or TAS instruction.

(In the block transfer instructions, the bus can be transferred in the write cycle and the following transfer data read cycle.)

- From the target read to write in the bit manipulation instructions or memory operation instructions.

(In an instruction that performs no write operation according to the instruction condition, up to a cycle corresponding the write cycle)

**DTC:** The DTC sends the internal bus arbiter a request for the bus when an activation request is generated. When the DTC accesses an external bus space, the DTC first takes control of the bus from the internal bus arbiter and then requests a bus to the external bus arbiter.

Once the DTC takes control of the bus, the DTC continues the transfer processing cycles. If a bus master whose priority is higher than the DTC requests the bus, the DTC transfers the bus to the higher priority bus master. If the IBCSS bit in BCR2 is set to 1, the DTC transfers the bus to the CPU.

Note, however, that the bus cannot be transferred in the following cases.

- During transfer information read
- During the first data transfer
- During transfer information write back

The DTC releases the bus when the consecutive transfer cycles completed.

**External Bus Release:** When the  $\overline{\text{BREQ}}$  pin goes low and an external bus release request is issued while the BRLE bit in BCR1 and the ICR bit of the corresponding pin are set to 1, a bus request is sent to the bus arbiter.

External bus release can be performed on completion of an external bus cycle.

## 6.15 Bus Controller Operation in Reset

In a reset, this LSI, including the bus controller, enters the reset state immediately, and any executing bus cycle is aborted.

## 6.16 Usage Notes

**Setting Registers:** The BSC registers must be specified before accessing the external address space. When activating the external ROM, specify the registers before external accesses other than the instruction fetch from the external ROM are generated.

**External Bus Release Function and All-Module-Clock-Stop Mode:** In this LSI, if the ACSE bit in MSTPCR is set to 1, and then a SLEEP instruction is executed with the setting for all peripheral module clocks to be stopped (MSTPCR = H'FFFFFFF) or for operation of the 8-bit timer module alone (MSTPCR = H'F[E to 0]FFFFFF), and a transition is made to the sleep state, the all-module-clock-stop mode is entered in which the clock is also stopped for the bus controller and I/O ports. For details, see section 18, Power-Down Modes.

In this state, the external bus release function is halted. To use the external bus release function in sleep mode, the ACSE bit in MSTPCR must be cleared to 0. Conversely, if a SLEEP instruction to place the chip in all-module-clock-stop mode is executed in the external bus released state, the transition to all-module-clock-stop mode is deferred and performed until after the bus is recovered.

**External Bus Release Function and Software Standby:** In this LSI, internal bus master operation does not stop even while the bus is released, as long as the program is running in on-chip RAM, etc., and no external access occurs. If a SLEEP instruction to place the chip in software standby mode is executed while the external bus is released, the transition to software standby mode is deferred and performed after the bus is recovered.

Also, since clock oscillation halts in software standby mode, if the  $\overline{\text{BREQ}}$  signal goes low in this mode, indicating an external bus release request, the request cannot be answered until the chip has recovered from the software standby mode.

Note that  $\overline{\text{BACK}}$  and  $\overline{\text{BREQO}}$  goes Hi-Z during software standby.

**$\overline{\text{BREQO}}$  Output Timing:** When the BREQOE bit is set to 1 and the  $\overline{\text{BREQO}}$  signal is output, both the  $\overline{\text{BREQO}}$  and  $\overline{\text{BACK}}$  signals may go low simultaneously.

This will occur if the next external access request occurs while internal bus arbitration is in progress after the chip samples a low level of the  $\overline{\text{BREQ}}$  signal.



# Section 7 Data Transfer Controller (DTC)


This LSI includes a data transfer controller (DTC). The DTC can be activated to transfer data by an interrupt request.

## 7.1 Features

- Transfer possible over any number of channels:
  - Multiple data transfer enabled for one activation source (chain transfer)
  - Chain transfer specifiable after data transfer (when the counter is 0)
- Three transfer modes
  - Normal/repeat/block transfer modes selectable
  - Transfer source and destination addresses can be selected from increment/decrement/fixed
- Short address mode or full address mode selectable
  - Short address mode
    - Transfer information is located on a 3-longword boundary
    - The transfer source and destination addresses can be specified by 24 bits to select a 16-Mbyte address space directly
  - Full address mode
    - Transfer information is located on a 4-longword boundary
    - The transfer source and destination addresses can be specified by 32 bits to select a 4-Gbyte address space directly
- Size of data for data transfer can be specified as byte, word, or longword
  - The bus cycle is divided if an odd address is specified for a word or longword transfer.
  - The bus cycle is divided if address  $4n + 2$  is specified for a longword transfer.
- A CPU interrupt can be requested for the interrupt that activated the DTC
  - A CPU interrupt can be requested after one data transfer completion
  - A CPU interrupt can be requested after the specified data transfer completion
- Read skip of the transfer information specifiable
- Writeback skip executed for the fixed transfer source and destination addresses
- Module stop mode specifiable

Figure 7.1 shows a block diagram of the DTC. The DTC transfer information can be allocated to the data area\*. When the transfer information is allocated to the on-chip RAM, a 32-bit bus connects the DTC to the on-chip RAM, enabling 32-bit/1-state reading and writing of the DTC transfer information.

Note: \* When the transfer information is stored in the on-chip RAM, the RAME bit in SYSCR must be set to 1.



**Figure 7.1 Block Diagram of DTC**

## 7.2 Register Descriptions

DTC has the following registers.

- DTC mode register A (MRA)
- DTC mode register B (MRB)
- DTC source address register (SAR)
- DTC destination address register (DAR)
- DTC transfer count register A (CRA)
- DTC transfer count register B (CRB)

These six registers MRA, MRB, SAR, DAR, CRA, and CRB cannot be directly accessed by the CPU. The contents of these registers are stored in the data area as transfer information. When a DTC activation request occurs, the DTC reads a start address of transfer information that is stored in the data area according to the vector address, reads the transfer information, and transfers data. After the data transfer, it writes a set of updated transfer information back to the data area.

- DTC enable registers A to H (DTCERA to DTCERH)
- DTC control register (DTCCR)
- DTC vector base register (DTCVBR)

## 7.2.1 DTC Mode Register A (MRA)

MRA selects DTC operating mode. MRA cannot be accessed directly by the CPU.

| Bit           | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
|---------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Bit Name      | MD1       | MD0       | Sz1       | Sz0       | SM1       | SM0       | -         | -         |
| Initial Value | Undefined |
| R/W           | -         | -         | -         | -         | -         | -         | -         | -         |

| Bit  | Bit Name | Initial Value | R/W | Description   |
|------|----------|---------------|-----|---|
| 7    | MD1      | Undefined     | —   | DTC Mode 1 and 0  |
| 6    | MD0      | Undefined     | —   | Specify DTC transfer mode.<br>00: Normal mode<br>01: Repeat mode<br>10: Block transfer mode<br>11: Setting prohibited   |
| 5    | Sz1      | Undefined     | —   | DTC Data Transfer Size 1 and 0  |
| 4    | Sz0      | Undefined     | —   | Specify the size of data to be transferred.<br>00: Byte-size transfer<br>01: Word-size transfer<br>10: Longword-size transfer<br>11: Setting prohibited   |
| 3    | SM1      | Undefined     | —   | Source Address Mode 1 and 0   |
| 2    | SM0      | Undefined     | —   | Specify an SAR operation after a data transfer.<br>0x: SAR is fixed<br>(SAR writeback is skipped)<br>10: SAR is incremented after a transfer<br>(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)<br>11: SAR is decremented after a transfer<br>(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10) |
| 1, 0 | —        | Undefined     | —   | Reserved<br>The write value should always be 0.   |

[Legend]

X: Don't care

## 7.2.2 DTC Mode Register B (MRB)

MRB selects DTC operating mode. MRB cannot be accessed directly by the CPU.

| Bit           | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
|---------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Bit Name      | CHNE      | CHNS      | DISEL     | DTS       | DM1       | DM0       | -         | -         |
| Initial Value | Undefined |
| R/W           | -         | -         | -         | -         | -         | -         | -         | -         |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | CHNE     | Undefined     | —   | <p>DTC Chain Transfer Enable</p> <p>Specifies the chain transfer. For details, see 7.5.7, Chain Transfer. The chain transfer condition is selected by the CHNS bit.</p> <p>0: Disables the chain transfer<br/>1: Enables the chain transfer</p>   |
| 6   | CHNS     | Undefined     | —   | <p>DTC Chain Transfer Select</p> <p>Specifies the chain transfer condition. If the following transfer is a chain transfer, the completion check of the specified transfer count is not performed and activation source flag or DTCER is not cleared.</p> <p>0: Chain transfer every time<br/>1: Chain transfer only when transfer counter = 0</p> |
| 5   | DISEL    | Undefined     | —   | <p>DTC Interrupt Select</p> <p>When this bit is set to 1, a CPU interrupt request is generated every time after a data transfer ends. When this bit is set to 0, a CPU interrupt request is only generated when the specified number of data transfer ends.</p>   |
| 4   | DTS      | Undefined     | —   | <p>DTC Transfer Mode Select</p> <p>Specifies either the source or destination as repeat or block area during repeat or block transfer mode.</p> <p>0: Specifies the destination as repeat or block area<br/>1: Specifies the source as repeat or block area</p>   |

| Bit  | Bit Name | Initial Value | R/W | Description  |
|------|----------|---------------|-----|--|
| 3    | DM1      | Undefined     | —   | Destination Address Mode 1 and 0   |
| 2    | DM0      | Undefined     | —   | Specify a DAR operation after a data transfer.<br>0X: DAR is fixed<br>(DAR writeback is skipped)<br>10: DAR is incremented after a transfer<br>(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)<br>11: SAR is decremented after a transfer<br>(by 1 when Sz1 and Sz0 = B'00; by 2 when Sz1 and Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10) |
| 1, 0 | —        | Undefined     | —   | Reserved<br>The write value should always be 0.  |

[Legend]

X: Don't care

### 7.2.3 DTC Source Address Register (SAR)

SAR is a 32-bit register that designates the source address of data to be transferred by the DTC.

In full address mode, 32 bits of SAR are valid. In short address mode, the lower 24 bits of SAR are valid and bits 31 to 24 are ignored. At this time, the upper eight bits are filled with the value of bit 23.

If a word or longword access is performed while an odd address is specified in SAR or if a longword access is performed while address  $4n + 2$  is specified in SAR, the bus cycle is divided into multiple cycles to transfer data. For details, see section 7.5.1, Bus Cycle Division.

SAR cannot be accessed directly from the CPU.

### 7.2.4 DTC Destination Address Register (DAR)

DAR is a 32-bit register that designates the destination address of data to be transferred by the DTC.

In full address mode, 32 bits of DAR are valid. In short address mode, the lower 24 bits of DAR are valid and bits 31 to 24 are ignored. At this time, the upper eight bits are filled with the value of bit 23.

If a word or longword access is performed while an odd address is specified in DAR or if a longword access is performed while address  $4n + 2$  is specified in DAR, the bus cycle is divided into multiple cycles to transfer data. For details, see section 7.5.1, Bus Cycle Division.

DAR cannot be accessed directly from the CPU.

### 7.2.5 DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by the DTC.

In normal transfer mode, CRA functions as a 16-bit transfer counter (1 to 65,536). It is decremented by 1 every time data is transferred, and bit DTCE<sub>n</sub> ( $n = 15$  to 0) corresponding to the activation source is cleared and then an interrupt is requested to the CPU when the count reaches H'0000. The transfer count is 1 when CRA = H'0001, 65,535 when CRA = H'FFFF, and 65,536 when CRA = H'0000.

In repeat transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and the lower eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and the contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is 1 when CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CRAL = H'00.

In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and the lower eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit block-size counter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a byte (word or longword) data is transferred, and the contents of CRAH are sent to CRAL when the count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL = H'01, 255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or longwords) when CRAH = CRAL = H'00.

CRA cannot be accessed directly from the CPU.

### 7.2.6 DTC Transfer Count Register B (CRB)

CRB is a 16-bit register that designates the number of times data is to be transferred by the DTC in block transfer mode. It functions as a 16-bit transfer counter (1 to 65,536) that is decremented by 1 every time data is transferred, and bit DTCE<sub>n</sub> ( $n = 15$  to 0) corresponding to the activation source is cleared and then an interrupt is requested to the CPU when the count reaches H'0000. The transfer count is 1 when CRB = H'0001, 65,535 when CRB = H'FFFF, and 65,536 when CRB = H'0000.

CRB is not available in normal and repeat modes and cannot be accessed directly by the CPU.

## 7.2.7 DTC Enable Registers A to H (DTCERA to DTCERH)

DTCER, which is comprised of eight registers, DTCERA to DTCERH, is a register that specifies DTC activation interrupt sources. The correspondence between interrupt sources and DTCE bits is shown in table 7.1. Use bit manipulation instructions such as BSET and BCLR to read or write a DTCE bit. If all interrupts are masked, multiple activation sources can be set at one time (only at the initial setting) by writing data after executing a dummy read on the relevant register.

|               |        |        |        |        |        |        |       |       |
|---------------|--------|--------|--------|--------|--------|--------|-------|-------|
| Bit           | 15     | 14     | 13     | 12     | 11     | 10     | 9     | 8     |
| Bit Name      | DTCE15 | DTCE14 | DTCE13 | DTCE12 | DTCE11 | DTCE10 | DTCE9 | DTCE8 |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0     | 0     |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W   | R/W   |
| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1     | 0     |
| Bit Name      | DTCE7  | DTCE6  | DTCE5  | DTCE4  | DTCE3  | DTCE2  | DTCE1 | DTCE0 |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0     | 0     |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W   | R/W   |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 15  | DTCE15   | 0             | R/W | DTC Activation Enable 15 to 0   |
| 14  | DTCE14   | 0             | R/W | Setting this bit to 1 specifies a relevant interrupt source to a DTC activation source.                   |
| 13  | DTCE13   | 0             | R/W | [Clearing conditions]   |
| 12  | DTCE12   | 0             | R/W | <ul style="list-style-type: none"> <li>When writing 0 to the bit to be cleared after reading 1</li> </ul> |
| 11  | DTCE11   | 0             | R/W | <ul style="list-style-type: none"> <li>When the DISEL bit is 1 and the data transfer has ended</li> </ul> |
| 10  | DTCE10   | 0             | R/W | <ul style="list-style-type: none"> <li>When the specified number of transfers have ended</li> </ul>       |
| 9   | DTCE9    | 0             | R/W | These bits are not cleared when the DISEL bit is 0 and the specified number of transfers have not ended   |
| 8   | DTCE8    | 0             | R/W |   |
| 7   | DTCE7    | 0             | R/W |   |
| 6   | DTCE6    | 0             | R/W |   |
| 5   | DTCE5    | 0             | R/W |   |
| 4   | DTCE4    | 0             | R/W |   |
| 3   | DTCE3    | 0             | R/W |   |
| 2   | DTCE2    | 0             | R/W |   |
| 1   | DTCE1    | 0             | R/W |   |
| 0   | DTCE0    | 0             | R/W |   |

## 7.2.8 DTC Control Register (DTCCR)

DTCCR specifies transfer information read skip.

|               |     |     |     |     |       |   |   |        |
|---------------|-----|-----|-----|-----|-------|---|---|--------|
| Bit           | 7   | 6   | 5   | 4   | 3     | 2 | 1 | 0      |
| Bit Name      | -   | -   | -   | RRS | RCHNE | - | - | ERR    |
| Initial Value | 0   | 0   | 0   | 0   | 0     | 0 | 0 | 0      |
| R/W           | R/W | R/W | R/W | R/W | R/W   | R | R | R/(W)* |

Note: \* Only 0 can be written to clear the flag.

| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 7 to 5 | —        | All 0         | R/W | Reserved<br>These bits are always read as 0. The write value should always be 0.  |
| 4      | RRS      | 0             | R/W | DTC Transfer Information Read Skip Enable<br>Controls the vector address read and transfer information read. A DTC vector number is always compared with the vector number for the previous activation. If the vector numbers match and this bit is set to 1, the DTC data transfer is started without reading a vector address and transfer information. If the previous DTC activation is a chain transfer, the vector address read and transfer information read are always performed.<br>0: Transfer read skip is not performed.<br>1: Transfer read skip is performed when the vector numbers match. |
| 3      | RCHNE    | 0             | R/W | Chain Transfer Enable After DTC Repeat Transfer<br>Enables/disables the chain transfer while transfer counter (CRAL) is 0 in repeat transfer mode.<br>In repeat transfer mode, the CRAH value is written to CRAL when CRAL is 0. Accordingly, chain transfer may not occur when CRAL is 0. If this bit is set to 1, the chain transfer is enabled when CRAH is written to CRAL.<br>0: Disables the chain transfer after repeat transfer<br>1: Enables the chain transfer after repeat transfer  |
| 2, 1   | —        | All 0         | R   | Reserved<br>These are read-only bits and cannot be modified.  |

| Bit | Bit Name | Initial Value | R/W    | Description   |
|-----|----------|---------------|--------|---|
| 0   | ERR      | 0             | R/(W)* | <p>Transfer Stop Flag</p> <p>Indicates that an address error or an NMI interrupt occurs. If an address error or an NMI interrupt occurs, the DTC stops.</p> <p>0: No interrupt occurs<br/>1: An interrupt occurs</p> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When writing 0 after reading 1</li> </ul> |

Note: \* Only 0 can be written to clear this flag.

### 7.2.9 DTC Vector Base Register (DTCVBR)

DTCVBR is a 32-bit register that specifies the base address for vector table address calculation. Bits 31 to 28 and bits 11 to 0 are fixed 0 and cannot be written to. The initial value of DTCVBR is H'00000000.

|               |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| Bit           | 31  | 30  | 29  | 28  | 27  | 26  | 25  | 24  | 23  | 22  | 21  | 20  | 19  | 18  | 17  | 16  |
| Bit Name      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W           | R   | R   | R   | R   | R/W |
| Bit           | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit Name      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W           | R/W | R/W | R/W | R/W | R   | R   | R   | R   | R   | R   | R   | R   | R   | R   | R   | R   |

### 7.3 Activation Sources

The DTC is activated by an interrupt request. The interrupt source is selected by DTCER. A DTC activation source can be selected by setting the corresponding bit in DTCER; the CPU interrupt source can be selected by clearing the corresponding bit in DTCER. At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the activation source interrupt flag or corresponding DTCER bit is cleared.

## 7.4 Location of Transfer Information and DTC Vector Table

Locate the transfer information in the data area. The start address of transfer information should be located at the address that is a multiple of four (4n). Otherwise, the lower two bits are ignored during access ([1:0] = B'00.) Transfer information can be located in either short address mode (three longwords) or full address mode (four longwords). The DTCMD bit in SYSCR specifies either short address mode (DTCMD = 1) or full address mode (DTCMD = 0). For details, see section 3.2.2, System Control Register (SYSCR). Transfer information located in the data area is shown in figure 7.2.

The DTC reads the start address of transfer information from the vector table according to the activation source, and then reads the transfer information from the start address. Figure 7.3 shows correspondences between the DTC vector address and transfer information.




Figure 7.2 Transfer Information on Data Area



| Origin of Activation Source | Activation Source | Vector Number | DTC Vector Address Offset | DTCE*   | Priority |
|-----------------------------|-------------------|---------------|---------------------------|---------|----------|
| TPU_1                       | TGI1A             | 93            | H'574                     | DTCEB9  | High     |
|                             | TGI1B             | 94            | H'578                     | DTCEB8  |          |
| TPU_2                       | TGI2A             | 97            | H'584                     | DTCEB7  | ↑        |
|                             | TGI2B             | 98            | H'588                     | DTCEB6  |          |
| TPU_3                       | TGI3A             | 101           | H'594                     | DTCEB5  |          |
|                             | TGI3B             | 102           | H'598                     | DTCEB4  |          |
|                             | TGI3C             | 103           | H'59C                     | DTCEB3  |          |
|                             | TGI3D             | 104           | H'5A0                     | DTCEB2  |          |
| TPU_4                       | TGI4A             | 106           | H'5A8                     | DTCEB1  |          |
|                             | TGI4B             | 107           | H'5AC                     | DTCEB0  |          |
| TPU_5                       | TGI5A             | 110           | H'5B8                     | DTCEC15 |          |
|                             | TGI5B             | 111           | H'5BC                     | DTCEC14 |          |
| TMR_0                       | CMIA0             | 116           | H'5D0                     | DTCEC13 |          |
|                             | CMIB0             | 117           | H'5D4                     | DTCEC12 |          |
| TMR_1                       | CMIA1             | 119           | H'5DC                     | DTCEC11 |          |
|                             | CMIB1             | 120           | H'5E0                     | DTCEC10 |          |
| TMR_2                       | CMIA2             | 122           | H'5E8                     | DTCEC9  |          |
|                             | CMIB2             | 123           | H'5EC                     | DTCEC8  |          |
| TMR_3                       | CMIA3             | 125           | H'5F4                     | DTCEC7  |          |
|                             | CMIB3             | 126           | H'5F8                     | DTCEC6  |          |
| SCI_0                       | RXI0              | 145           | H'644                     | DTCED5  |          |
|                             | TXI0              | 146           | H'648                     | DTCED4  |          |
| SCI_1                       | RXI1              | 149           | H'654                     | DTCED3  |          |
|                             | TXI1              | 150           | H'658                     | DTCED2  |          |
| SCI_2                       | RXI2              | 153           | H'664                     | DTCED1  |          |
|                             | TXI2              | 154           | H'668                     | DTCED0  |          |
| SCI_4                       | RXI4              | 161           | H'684                     | DTCEE13 | Low      |
|                             | TXI4              | 162           | H'688                     | DTCEE12 |          |

Note: \* The DTCE bits with no corresponding interrupt are reserved, and the write value should always be 0. To leave software standby mode or all-module-clock-stop mode with an interrupt, write 0 to the corresponding DTCE bit.

## 7.5 Operation

The DTC stores transfer information in the data area. When activated, the DTC reads transfer information that is stored in the data area and transfers data on the basis of that transfer information. After the data transfer, it writes updated transfer information back to the data area. Since transfer information is in the data area, it is possible to transfer data over any required number of channels. There are three transfer modes: normal, repeat, and block.

The DTC specifies the source address and destination address in SAR and DAR, respectively. After a transfer, SAR and DAR are incremented, decremented, or fixed independently.

Table 7.2 shows the DTC transfer modes.

**Table 7.2 DTC Transfer Modes**

| <b>Transfer Mode</b> | <b>Size of Data Transferred at One Transfer Request</b>       | <b>Memory Address Increment or Decrement</b>    | <b>Transfer Count</b>  |
|----------------------|---|---|------------------------|
| Normal               | 1 byte/word/longword  | Incremented/decremented by 1, 2, or 4, or fixed | 1 to 65536             |
| Repeat* <sup>1</sup> | 1 byte/word/longword  | Incremented/decremented by 1, 2, or 4, or fixed | 1 to 256* <sup>3</sup> |
| Block* <sup>2</sup>  | Block size specified by CRAH (1 to 256 bytes/words/longwords) | Incremented/decremented by 1, 2, or 4, or fixed | 1 to 65536             |

Notes: 1. Either source or destination is specified to repeat area.  
2. Either source or destination is specified to block area.  
3. After transfer of the specified transfer count, initial state is recovered to continue the operation.

Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers with a single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to have chain transfer performed only when the transfer counter value is 0.

Figure 7.4 shows a flowchart of DTC operation, and table 7.3 summarizes the chain transfer conditions (combinations for performing the second and third transfers are omitted).




Figure 7.4 Flowchart of DTC Operation

**Table 7.3 Chain Transfer Conditions**

| 1st Transfer |      |       |                                | 2nd Transfer |      |       |                                | DTC Transfer             |
|--------------|------|-------|--------------------------------|--------------|------|-------|--------------------------------|--------------------------|
| CHNE         | CHNS | DISEL | Transfer Counter* <sup>1</sup> | CHNE         | CHNS | DISEL | Transfer Counter* <sup>1</sup> |                          |
| 0            | —    | 0     | Not 0                          | —            | —    | —     | —                              | Ends at 1st transfer     |
| 0            | —    | 0     | 0* <sup>2</sup>                | —            | —    | —     | —                              | Ends at 1st transfer     |
| 0            | —    | 1     |                                | —            | —    | —     | —                              | Interrupt request to CPU |
| 1            | 0    | —     | —                              | 0            | —    | 0     | Not 0                          | Ends at 2nd transfer     |
|              |      |       |                                | 0            | —    | 0     | 0* <sup>2</sup>                | Ends at 2nd transfer     |
|              |      |       |                                | 0            | —    | 1     | —                              | Interrupt request to CPU |
| 1            | 1    | 0     | Not 0                          | —            | —    | —     | —                              | Ends at 1st transfer     |
| 1            | 1    | —     | 0* <sup>2</sup>                | 0            | —    | 0     | Not 0                          | Ends at 2nd transfer     |
|              |      |       |                                | 0            | —    | 0     | 0* <sup>2</sup>                | Ends at 2nd transfer     |
|              |      |       |                                | 0            | —    | 1     | —                              | Interrupt request to CPU |
| 1            | 1    | 1     | Not 0                          | —            | —    | —     | —                              | Ends at 1st transfer     |
|              |      |       |                                |              |      |       |                                | Interrupt request to CPU |

Notes: 1. CRA in normal mode transfer, CRAL in repeat transfer mode, or CRB in block transfer mode

2. When the contents of the CRAH is written to the CRAL in repeat transfer mode

## 7.5.1 Bus Cycle Division


When the transfer data size is word and the SAR and DAR values are not a multiple of 2, the bus cycle is divided and the transfer data is read from or written to in bytes. Similarly, when the transfer data size is longword and the SAR and DAR values are not a multiple of 4, the bus cycle is divided and the transfer data is read from or written to in words.

Table 7.4 shows the relationship among, SAR, DAR, transfer data size, bus cycle divisions, and access data size. Figure 7.5 shows the bus cycle division example.


**Table 7.4 Number of Bus Cycle Divisions and Access Size**

| SAR and DAR Values | Specified Data Size |          |               |
|--------------------|---------------------|----------|---------------|
|                    | Byte (B)            | Word (W) | Longword (LW) |
| Address 4n         | 1 (B)               | 1 (W)    | 1 (LW)        |
| Address 2n + 1     | 1 (B)               | 2 (B-B)  | 3 (B-W-B)     |
| Address 4n + 2     | 1 (B)               | 1 (W)    | 2 (W-W)       |


[Example 1: When an odd address and even address are specified in SAR and DAR, respectively, and when the data size of transfer is specified as word]



[Example 2: When an odd address and address  $4n$  are specified in SAR and DAR, respectively, and when the data size of transfer is specified as longword]



[Example 3: When address  $4n + 2$  and address  $4n$  are specified in SAR and DAR, respectively, and when the data size of transfer is specified as longword]




**Figure 7.5 Bus Cycle Division Example**

## 7.5.2 Transfer Information Read Skip Function

By setting the RRS bit of DTCCR, the vector address read and transfer information read can be skipped. The current DTC vector number is always compared with the vector number of previous activation. If the vector numbers match when RRS = 1, a DTC data transfer is performed without reading the vector address and transfer information. If the previous activation is a chain transfer, the vector address read and transfer information read are always performed. Figure 7.6 shows the transfer information read skip timing.

To modify the vector table and transfer information, temporarily clear the RRS bit to 0, modify the vector table and transfer information, and then set the RRS bit to 1 again. When the RRS bit is cleared to 0, the stored vector number is deleted, and the updated vector table and transfer information are read at the next activation.



**Figure 7.6 Transfer Information Read Skip Timing**

### 7.5.3 Transfer Information Writeback Skip Function

By specifying bit SM1 in MRA and bit DM1 in MRB to the fixed address mode, a part of transfer information will not be written back. This function is performed regardless of short or full address mode. Table 7.5 shows the transfer information writeback skip condition and writeback skipped registers. Note that the CRA and CRB are always written back regardless of the short or full address mode. In addition in full address mode, the writeback of the MRA and MRB are always skipped.

**Table 7.5 Transfer Information Writeback Skip Condition and Writeback Skipped Registers**

| SM1 | DM1 | SAR          | DAR          |
|-----|-----|--------------|--------------|
| 0   | 0   | Skipped      | Skipped      |
| 0   | 1   | Skipped      | Written back |
| 1   | 0   | Written back | Skipped      |
| 1   | 1   | Written back | Written back |

### 7.5.4 Normal Transfer Mode


In normal transfer mode, one operation transfers one byte, one word, or one longword of data. From 1 to 65,536 transfers can be specified. The transfer source and destination addresses can be specified as incremented, decremented, or fixed. When the specified number of transfers ends, an interrupt can be requested to the CPU.

Table 7.6 lists the register function in normal transfer mode. Figure 7.7 shows the memory map in normal transfer mode.

**Table 7.6 Register Function in Normal Transfer Mode**

| Register | Function            | Written Back Value             |
|----------|---------------------|--------------------------------|
| SAR      | Source address      | Incremented/decremented/fixed* |
| DAR      | Destination address | Incremented/decremented/fixed* |
| CRA      | Transfer count A    | CRA – 1                        |
| CRB      | Transfer count B    | Not updated                    |

Note: \* Transfer information writeback is skipped.



**Figure 7.7 Memory Map in Normal Transfer Mode**

### 7.5.5 Repeat Transfer Mode


In repeat transfer mode, one operation transfers one byte, one word, or one longword of data. By the DTS bit in MRB, either the source or destination can be specified as a repeat area. From 1 to 256 transfers can be specified. When the specified number of transfers ends, the transfer counter and address register specified as the repeat area is restored to the initial state, and transfer is repeated. The other address register is then incremented, decremented, or left fixed. In repeat transfer mode, the transfer counter (CRAL) is updated to the value specified in CRAH when CRAL becomes H'00. Thus the transfer counter value does not reach H'00, and therefore a CPU interrupt cannot be requested when DISEL = 0.

Table 7.7 lists the register function in repeat transfer mode. Figure 7.8 shows the memory map in repeat transfer mode.

**Table 7.7 Register Function in Repeat Transfer Mode**

| Register | Function               | Written Back Value             |  |
|----------|------------------------|--------------------------------|--|
|          |                        | CRAL is not 1                  | CRAL is 1  |
| SAR      | Source address         | Incremented/decremented/fixed* | DTS =0: Incremented/<br>decremented/fixed*<br><br>DTS = 1: SAR initial value |
| DAR      | Destination address    | Incremented/decremented/fixed* | DTS = 0: DAR initial value<br><br>DTS =1: Incremented/<br>decremented/fixed* |
| CRAH     | Transfer count storage | CRAH                           | CRAH   |
| CRAL     | Transfer count A       | CRAL – 1                       | CRAH   |
| CRB      | Transfer count B       | Not updated                    | Not updated  |

Note: \* Transfer information writeback is skipped.



**Figure 7.8 Memory Map in Repeat Transfer Mode  
(When Transfer Source is Specified as Repeat Area)**

## 7.5.6 Block Transfer Mode

In block transfer mode, one operation transfers one block of data. Either the transfer source or the transfer destination is designated as a block area by the DTS bit in MRB.


The block size is 1 to 256 bytes (1 to 256 words, or 1 to 256 longwords). When the transfer of one block ends, the block size counter (CRAL) and address register (SAR when DTS = 1 or DAR when DTS = 0) specified as the block area is restored to the initial state. The other address register is then incremented, decremented, or left fixed. From 1 to 65,536 transfers can be specified. When the specified number of transfers ends, an interrupt is requested to the CPU.

Table 7.8 lists the register function in block transfer mode. Figure 7.9 shows the memory map in block transfer mode.

**Table 7.8 Register Function in Block Transfer Mode**

| Register | Function               | Written Back Value  |
|----------|------------------------|---|
| SAR      | Source address         | DTS = 0: Incremented/decremented/fixed*<br>DTS = 1: SAR initial value |
| DAR      | Destination address    | DTS = 0: DAR initial value<br>DTS = 1: Incremented/decremented/fixed* |
| CRAH     | Block size storage     | CRAH  |
| CRAL     | Block size counter     | CRAH  |
| CRB      | Block transfer counter | CRB – 1   |

Note: \* Transfer information writeback is skipped.



**Figure 7.9 Memory Map in Block Transfer Mode  
(When Transfer Destination is Specified as Block Area)**

## 7.5.7 Chain Transfer

Setting the CHNE bit in MRB to 1 enables a number of data transfers to be performed consecutively in response to a single transfer request. Setting the CHNE and CHNS bits in MRB set to 1 enables a chain transfer only when the transfer counter reaches 0. SAR, DAR, CRA, CRB, MRA, and MRB, which define data transfers, can be set independently. Figure 7.10 shows the chain transfer operation.

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting the DISEL bit to 1, and the interrupt source flag for the activation source and DTCER are not affected.

In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bits in MRB to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed.





Figure 7.10 Operation of Chain Transfer


## 7.5.8 Operation Timing

Figures 7.11 to 7.14 show the DTC operation timings.




**Figure 7.11 DTC Operation Timing**

**(Example of Short Address Mode in Normal Transfer Mode or Repeat Transfer Mode)**




**Figure 7.12 DTC Operation Timing**

**(Example of Short Address Mode in Block Transfer Mode with Block Size of 2)**



**Figure 7.13 DTC Operation Timing (Example of Short Address Mode in Chain Transfer)**



**Figure 7.14 DTC Operation Timing (Example of Full Address Mode in Normal Transfer Mode or Repeat Transfer Mode)**

## 7.5.9 Number of DTC Execution Cycles

Table 7.9 shows the execution status for a single DTC data transfer, and table 7.10 shows the number of cycles required for each execution.

**Table 7.9 DTC Execution Status**

| Mode              | Vector<br>Read<br>I | Transfer<br>Information<br>Read<br>J |                 |                 | Transfer<br>Information<br>Write<br>L |                   |                 | Data Read<br>L  |                       |                   | Data Write<br>M |                       |                   | Internal<br>Operation<br>N |   |                 |
|-------------------|---------------------|--------------------------------------|-----------------|-----------------|---------------------------------------|-------------------|-----------------|-----------------|-----------------------|-------------------|-----------------|-----------------------|-------------------|----------------------------|---|-----------------|
|                   |                     | 0* <sup>1</sup>                      | 4* <sup>2</sup> | 3* <sup>3</sup> | 0* <sup>1</sup>                       | 3* <sup>2,3</sup> | 2* <sup>4</sup> | 1* <sup>5</sup> | 3* <sup>6</sup>       | 2* <sup>7</sup>   | 1               | 3* <sup>6</sup>       | 2* <sup>7</sup>   | 1                          | 1 | 0* <sup>1</sup> |
| Normal            | 1                   | 0* <sup>1</sup>                      | 4* <sup>2</sup> | 3* <sup>3</sup> | 0* <sup>1</sup>                       | 3* <sup>2,3</sup> | 2* <sup>4</sup> | 1* <sup>5</sup> | 3* <sup>6</sup>       | 2* <sup>7</sup>   | 1               | 3* <sup>6</sup>       | 2* <sup>7</sup>   | 1                          | 1 | 0* <sup>1</sup> |
| Repeat            | 1                   | 0* <sup>1</sup>                      | 4* <sup>2</sup> | 3* <sup>3</sup> | 0* <sup>1</sup>                       | 3* <sup>2,3</sup> | 2* <sup>4</sup> | 1* <sup>5</sup> | 3* <sup>6</sup>       | 2* <sup>7</sup>   | 1               | 3* <sup>6</sup>       | 2* <sup>7</sup>   | 1                          | 1 | 0* <sup>1</sup> |
| Block<br>transfer | 1                   | 0* <sup>1</sup>                      | 4* <sup>2</sup> | 3* <sup>3</sup> | 0* <sup>1</sup>                       | 3* <sup>2,3</sup> | 2* <sup>4</sup> | 1* <sup>5</sup> | 3•P<br>* <sup>6</sup> | 2•P* <sup>7</sup> | 1•P             | 3•P<br>* <sup>6</sup> | 2•P* <sup>7</sup> | 1•P                        | 1 | 0* <sup>1</sup> |

[Legend]

P: Block size (CRAH and CRAL value)

- Notes:
1. When transfer information read is skipped
  2. In full address mode operation
  3. In short address mode operation
  4. When the SAR or DAR is in fixed mode
  5. When the SAR and DAR are in fixed mode
  6. When a longword is transferred while an odd address is specified in the address register
  7. When a word is transferred while an odd address is specified in the address register or when a longword is transferred while address  $4n + 2$  is specified

**Table 7.10 Number of Cycles Required for Each Execution State**

| Object to be Accessed    | On-Chip                          |     | On-Chip I/O |    |    | External Devices |   |         |    |        |
|--------------------------|----------------------------------|-----|-------------|----|----|------------------|---|---------|----|--------|
|                          | RAM                              | ROM | Registers   |    |    |                  |   |         |    |        |
| Bus width                | 32                               | 32  | 8           | 16 | 32 |                  | 8 |         | 16 |        |
| Access cycles            | 1                                | 1   | 2           | 2  | 2  | 2                | 3 | 2       | 3  |        |
| Execution status         | Vector read $S_i$                | 1   | 1           | —  | —  | —                | 8 | 12 + 4m | 4  | 6 + 2m |
|                          | Transfer information read $S_j$  | 1   | 1           | —  | —  | —                | 8 | 12 + 4m | 4  | 6 + 2m |
|                          | Transfer information write $S_k$ | 1   | 1           | —  | —  | —                | 8 | 12 + 4m | 4  | 6 + 2m |
|                          | Byte data read $S_L$             | 1   | 1           | 2  | 2  | 2                | 2 | 3 + m   | 2  | 3 + m  |
|                          | Word data read $S_L$             | 1   | 1           | 4  | 2  | 2                | 4 | 4 + 2m  | 2  | 3 + m  |
|                          | Longword data read $S_L$         | 1   | 1           | 8  | 4  | 2                | 8 | 12 + 4m | 4  | 6 + 2m |
|                          | Byte data write $S_M$            | 1   | 1           | 2  | 2  | 2                | 2 | 3 + m   | 2  | 3 + m  |
|                          | Word data write $S_M$            | 1   | 1           | 4  | 2  | 2                | 4 | 4 + 2m  | 2  | 3 + m  |
|                          | Longword data write $S_M$        | 1   | 1           | 8  | 4  | 2                | 8 | 12 + 4m | 4  | 6 + 2m |
| Internal operation $S_N$ |                                  |     |             |    |    | 1                |   |         |    |        |

[Legend]

m: Number of wait cycles 0 to 7 (For details, see section 6, Bus Controller (BSC).)

The number of execution cycles is calculated from the formula below. Note that  $\Sigma$  means the sum of all transfers activated by one activation event (the number in which the CHNE bit is set to 1, plus 1).

$$\text{Number of execution cycles} = I \cdot S_i + \Sigma (J \cdot S_j + K \cdot S_k + L \cdot S_L + M \cdot S_M) + N \cdot S_N$$

### 7.5.10 DTC Bus Release Timing


The DTC requests the bus mastership to the bus arbiter when an activation request occurs. The DTC releases the bus after a vector read, transfer information read, a single data transfer, or transfer information writeback. The DTC does not release the bus during transfer information read, single data transfer, or transfer information writeback.

### 7.5.11 DTC Priority Level Control to the CPU

The priority of the DTC activation sources over the CPU can be controlled by the CPU priority level specified by bits CPUP2 to CPUP0 in CPUPCR and the DTC priority level specified by bits DTCP2 to DTCP0. For details, see section 5, Interrupt Controller.

## 7.6 DTC Activation by Interrupt

The procedure for using the DTC with interrupt activation is shown in figure 7.15.



**Figure 7.15 DTC with Interrupt Activation**

## 7.7 Examples of Use of the DTC

### 7.7.1 Normal Transfer Mode

An example is shown in which the DTC is used to receive 128 bytes of data via the SCI.

1. Set MRA to fixed source address ( $SM1 = SM0 = 0$ ), incrementing destination address ( $DM1 = 1, DM0 = 0$ ), normal transfer mode ( $MD1 = MD0 = 0$ ), and byte size ( $Sz1 = Sz0 = 0$ ). The DTS bit can have any value. Set MRB for one data transfer by one interrupt ( $CHNE = 0, DISEL = 0$ ). Set the RDR address of the SCI in SAR, the start address of the RAM area where the data will be received in DAR, and 128 (H'0080) in CRA. CRB can be set to any value.
2. Set the start address of the transfer information for an RXI interrupt at the DTC vector address.
3. Set the corresponding bit in DTCER to 1.
4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the receive end (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Termination processing should be performed in the interrupt handling routine.

### 7.7.2 Chain Transfer

An example of DTC chain transfer is shown in which pulse output is performed using the PPG. Chain transfer can be used to perform pulse output data transfer and PPG output trigger cycle updating. Repeat mode transfer to the PPG's NDR is performed in the first half of the chain transfer, and normal mode transfer to the TPU's TGR in the second half. This is because clearing of the activation source and interrupt generation at the end of the specified number of transfers are restricted to the second half of the chain transfer (transfer when  $CHNE = 0$ ).

1. Perform settings for transfer to the PPG's NDR. Set MRA to source address incrementing ( $SM1 = 1, SM0 = 0$ ), fixed destination address ( $DM1 = DM0 = 0$ ), repeat mode ( $MD1 = 0, MD0 = 1$ ), and word size ( $Sz1 = 0, Sz0 = 1$ ). Set the source side as a repeat area ( $DTS = 1$ ). Set MRB to chain transfer mode ( $CHNE = 1, CHNS = 0, DISEL = 0$ ). Set the data table start address in SAR, the NDRH address in DAR, and the data table size in CRAH and CRAL. CRB can be set to any value.

2. Perform settings for transfer to the TPU's TGR. Set MRA to source address incrementing (SM1 = 1, SM0 = 0), fixed destination address (DM1 = DM0 = 0), normal mode (MD1 = MD0 = 0), and word size (Sz1 = 0, Sz0 = 1). Set the data table start address in SAR, the TGRA address in DAR, and the data table size in CRA. CRB can be set to any value.
3. Locate the TPU transfer information consecutively after the NDR transfer information.
4. Set the start address of the NDR transfer information to the DTC vector address.
5. Set the bit corresponding to the TGIA interrupt in DTCER to 1.
6. Set TGRA as an output compare register (output disabled) with TIOR, and enable the TGIA interrupt with TIER.
7. Set the initial output value in PODR, and the next output value in NDR. Set bits in DDR and NDER for which output is to be performed to 1. Using PCR, select the TPU compare match to be used as the output trigger.
8. Set the CST bit in TSTR to 1, and start the TCNT count operation.
9. Each time a TGRA compare match occurs, the next output value is transferred to NDR and the set value of the next output trigger period is transferred to TGRA. The activation source TGFA flag is cleared.
10. When the specified number of transfers are completed (the TPU transfer CRA value is 0), the TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request is sent to the CPU. Termination processing should be performed in the interrupt handling routine.

### 7.7.3 Chain Transfer when Counter = 0


By executing a second data transfer and performing re-setting of the first data transfer only when the counter value is 0, it is possible to perform 256 or more repeat transfers.

An example is shown in which a 128-kbyte input buffer is configured. The input buffer is assumed to have been set to start at lower address H'0000. Figure 7.16 shows the chain transfer when the counter value is 0.

1. For the first transfer, set the normal transfer mode for input data. Set the fixed transfer source address, CRA = H'0000 (65,536 times), CHNE = 1, CHNS = 1, and DISEL = 0.
2. Prepare the upper 8-bit addresses of the start addresses for 65,536-transfer units for the first data transfer in a separate area (in ROM, etc.). For example, if the input buffer is configured at addresses H'200000 to H'21FFFF, prepare H'21 and H'20.
3. For the second transfer, set repeat transfer mode (with the source side as the repeat area) for re-setting the transfer destination address for the first data transfer. Use the upper eight bits of DAR in the first transfer information area as the transfer destination. Set CHNE = DISEL = 0. If the above input buffer is specified as H'200000 to H'21FFFF, set the transfer counter to 2.
4. Execute the first data transfer 65536 times by means of interrupts. When the transfer counter for the first data transfer reaches 0, the second data transfer is started. Set the upper eight bits

of the transfer source address for the first data transfer to H'21. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'0000.

- Next, execute the first data transfer the 65536 times specified for the first data transfer by means of interrupts. When the transfer counter for the first data transfer reaches 0, the second data transfer is started. Set the upper eight bits of the transfer source address for the first data transfer to H'20. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'0000.
- Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data transfer, no interrupt request is sent to the CPU.



**Figure 7.16 Chain Transfer when Counter = 0**

## 7.8 Interrupt Sources

An interrupt request is issued to the CPU when the DTC finishes the specified number of data transfers or a data transfer for which the DISEL bit was set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and priority level control in the interrupt controller.

## **7.9 Usage Notes**

### **7.9.1 Module Stop Mode Setting**

Operation of the DTC can be disabled or enabled using the module stop control register. The initial setting is for operation of the DTC to be enabled. Register access is disabled by setting module stop mode. Module stop mode cannot be set while the DTC is activated. For details, see section 18, Power-Down Modes.

### **7.9.2 On-Chip RAM**

Transfer information can be located in on-chip RAM. In this case, the RAME bit in SYSCR must not be cleared to 0.

### **7.9.3 DTCE Bit Setting**

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all interrupts are disabled, multiple activation sources can be set at one time (only at the initial setting) by writing data after executing a dummy read on the relevant register.

### **7.9.4 Chain Transfer**

When chain transfer is used, clearing of the activation source or DTCER is performed when the last of the chain of data transfers is executed. SCI and high-speed A/D converter interrupt/activation sources, on the other hand, are cleared when the DTC reads or writes to the relevant register.

Therefore, when the DTC is activated by an interrupt or activation source, if a read/write of the relevant register is not included in the last chained data transfer, the interrupt or activation source will be retained.

### **7.9.5 Transfer Information Start Address, Source Address, and Destination Address**

The transfer information start address to be specified in the vector table should be address  $4n$ . If an address other than address  $4n$  is specified, the lower 2 bits of the address are regarded as 0s.

The source and destination addresses specified in SAR and DAR, respectively, will be transferred in the divided bus cycles depending on the address and data size.

## 7.9.6 Endian

The DTC supports the big-endian and little-endian format. However, use the same endian format for writing and reading the transfer information.

## Section 8 I/O Ports

Table 8.1 summarizes the port functions. The pins of each port also have other functions such as input/output pins of on-chip peripheral modules or external interrupt input pins. Each I/O port includes a data direction register (DDR) that controls input/output, a data register (DR) that stores output data, a port register (PORT) used to read the pin states, and an input buffer control register (ICR) that controls input buffer on/off. Port 5 does not have a DR or a DDR register.

Ports D to F, H, and I have internal input pull-up MOSs and a pull-up MOS control register (PCR) that controls the on/off state of the input pull-up MOSs.

Ports 2 and F include an open-drain control register (ODR) that controls on/off of the output buffer PMOSs.

All of the I/O ports can drive a single TTL load and capacitive loads up to 30 pF.

All of the I/O ports can drive Darlington transistors when functioning as output ports.

Ports 2 and 3 are Schmitt-trigger inputs. Schmitt-trigger inputs for other ports are enabled when used as the  $\overline{\text{IRQ}}$ , TPU, or TMR inputs.

**Table 8.1 Port Functions**

| Port   | Description   | Bit | I/O      | Function                                |        | Schmitt-Trigger Input*1                 | Input Pull-up MOS Function | Open-Drain Output Function |
|--------|---|-----|----------|---|--------|---|----------------------------|----------------------------|
|        |   |     |          | Input                                   | Output |   |                            |                            |
| Port 1 | General I/O port also functioning as interrupt inputs, SCI I/Os, A/D converter inputs, and TPU inputs | 7   | P17      | $\overline{\text{IRQ7-A}}$ /<br>TCLKD-B | —      | $\overline{\text{IRQ7-A}}$ ,<br>TCLKD-B | —                          | —                          |
|        |   | 6   | P16      | $\overline{\text{IRQ6-A}}$ /<br>TCLKC-B | —      | $\overline{\text{IRQ6-A}}$ ,<br>TCLKC-B | —                          | —                          |
|        |   | 5   | P15      | $\overline{\text{IRQ5-A}}$ /<br>TCLKB-B | —      | $\overline{\text{IRQ5-A}}$ ,<br>TCLKB-B | —                          | —                          |
|        |   | 4   | P14      | $\overline{\text{IRQ4-A}}$ /<br>TCLKA-B | —      | $\overline{\text{IRQ4-A}}$ ,<br>TCLKA-B | —                          | —                          |
|        |   | 3   | P13      | ADTRG0/<br>$\overline{\text{IRQ3-A}}$   | —      | $\overline{\text{IRQ3-A}}$              | —                          | —                          |
|        |   | 2   | P12/SCK2 | $\overline{\text{IRQ2-A}}$              | —      | $\overline{\text{IRQ2-A}}$              | —                          | —                          |
|        |   | 1   | P11      | RxD2/<br>$\overline{\text{IRQ1-A}}$     | —      | $\overline{\text{IRQ1-A}}$              | —                          | —                          |
|        |   | 0   | P10      | $\overline{\text{IRQ0-A}}$              | TxD2   | $\overline{\text{IRQ0-A}}$              | —                          | —                          |

| Port   | Description  | Bit | Function                |   |                    | Schmitt-Trigger Input *1  | Input Pull-up MOS Function | Open-Drain Output Function |
|--------|--|-----|-------------------------|---|--------------------|---|----------------------------|----------------------------|
|        |  |     | I/O                     | Input   | Output             |   |                            |                            |
| Port 2 | General I/O port also functioning as interrupt inputs, PPG outputs, TPU I/Os, TMR I/Os, and SCI I/Os | 7   | P27/<br>TIOCB5          | TIOCA5  | PO7                | All input functions   | —                          | O                          |
|        |  | 6   | P26/<br>TIOCA5          | —   | PO6/TMO1/<br>TxD1  | All input functions   |                            |                            |
|        |  | 5   | P25/<br>TIOCA4          | TMCI1/<br>RxD1                                  | PO5                | P25,<br>TIOCA4,<br>TMCI1  |                            |                            |
|        |  | 4   | P24/<br>TIOCB4/<br>SCK1 | TIOCA4/<br>TMRI1                                | PO4                | P24,<br>TIOCB4,<br>TIOCA4,<br>TMRI1                                 |                            |                            |
|        |  | 3   | P23/<br>TIOCD3          | $\overline{\text{IRQ11-A}}$ /<br>TIOCC3         | PO3                | All input functions   |                            |                            |
|        |  | 2   | P22/<br>TIOCC3          | $\overline{\text{IRQ10-A}}$                     | PO2/TMO0/<br>TxD0/ | All input functions   |                            |                            |
|        |  | 1   | P21/<br>TIOCA3          | TMCI0/<br>RxD0/<br>$\overline{\text{IRQ9-A}}$   | PO1                | P21,<br>$\overline{\text{IRQ9-A}}$ ,<br>TIOCA3,<br>TMCI0            |                            |                            |
|        |  | 0   | P20/<br>TIOCB3/<br>SCK0 | TIOCA3/<br>TMRI0/<br>$\overline{\text{IRQ8-A}}$ | PO0                | P20,<br>$\overline{\text{IRQ8-A}}$ ,<br>TIOCB3,<br>TIOCA3,<br>TMRI0 |                            |                            |

| Port   | Description   | Bit | Function       |  |        | Schmitt-Trigger Input*1           | Input Pull-up MOS Function | Open-Drain Output Function |
|--------|---|-----|----------------|--|--------|-----------------------------------|----------------------------|----------------------------|
|        |   |     | I/O            | Input  | Output |                                   |                            |                            |
| Port 3 | General I/O port also functioning as PPG outputs and TPU I/Os.                        | 7   | P37/<br>TIOCB2 | TIOCA2/<br>TCLKD-A                           | PO15   | All input functions               | —                          | —                          |
|        |   | 6   | P36/<br>TIOCA2 | —  | PO14   | All input functions               | —                          | —                          |
|        |   | 5   | P35/<br>TIOCB1 | TIOCA1/<br>TCLKC-A                           | PO13   | All input functions               | —                          | —                          |
|        |   | 4   | P34/<br>TIOCA1 | —  | PO12   | All input functions               | —                          | —                          |
|        |   | 3   | P33/<br>TIOCD0 | TIOCC0/<br>TCLKB-A                           | PO11   | All input functions               | —                          | —                          |
|        |   | 2   | P32/<br>TIOCC0 | TCLKA-A                                      | PO10   | All input functions               | —                          | —                          |
|        |   | 1   | P31/<br>TIOCB0 | TIOCA0                                       | PO9    | All input functions               | —                          | —                          |
|        |   | 0   | P30/<br>TIOCA0 | —  | PO8    | All input functions               | —                          | —                          |
| Port 5 | General input port also functioning as A/D converter inputs and D/A converter outputs | 7   | —              | P57/AN7<br>$\overline{\text{IRQ}}7\text{-B}$ | DA1    | $\overline{\text{IRQ}}7\text{-B}$ | —                          | —                          |
|        |   | 6   | —              | P56/AN6<br>$\overline{\text{IRQ}}6\text{-B}$ | DA0    | $\overline{\text{IRQ}}6\text{-B}$ | —                          | —                          |
|        |   | 5   | —              | P55/AN5<br>$\overline{\text{IRQ}}5\text{-B}$ | —      | $\overline{\text{IRQ}}5\text{-B}$ | —                          | —                          |
|        |   | 4   | —              | P54/AN4<br>$\overline{\text{IRQ}}4\text{-B}$ | —      | $\overline{\text{IRQ}}4\text{-B}$ | —                          | —                          |
|        |   | 3   | —              | P53/AN3<br>$\overline{\text{IRQ}}3\text{-B}$ | —      | $\overline{\text{IRQ}}3\text{-B}$ | —                          | —                          |
|        |   | 2   | —              | P52/AN2<br>$\overline{\text{IRQ}}2\text{-B}$ | —      | $\overline{\text{IRQ}}2\text{-B}$ | —                          | —                          |
|        |   | 1   | —              | P51/AN1<br>$\overline{\text{IRQ}}1\text{-B}$ | —      | $\overline{\text{IRQ}}1\text{-B}$ | —                          | —                          |
|        |   | 0   | —              | P50/AN0<br>$\overline{\text{IRQ}}0\text{-B}$ | —      | $\overline{\text{IRQ}}0\text{-B}$ | —                          | —                          |

| Port   | Description   | Bit | Function |                           |                  | Schmitt-Trigger Input*1 | Input Pull-up MOS Function | Open-Drain Output Function |
|--------|---|-----|----------|---------------------------|------------------|-------------------------|----------------------------|----------------------------|
|        |   |     | I/O      | Input                     | Output           |                         |                            |                            |
| Port 6 | General I/O port also functioning as TMR I/Os, SCI I/Os, and interrupt inputs | 7   | —        | —                         | —                | —                       | —                          | —                          |
|        |   | 6   | —        | —                         | —                | —                       | —                          | —                          |
|        |   | 5   | P65      | —                         | TMO3             | —                       | —                          | —                          |
|        |   | 4   | P64      | TMCI3                     | —                | TMCI3                   | —                          | —                          |
|        |   | 3   | P63      | TMRI3/<br>IRQ11-B         | —                | TMRI3                   | —                          | —                          |
|        |   | 2   | P62/SCK4 | IRQ10-B                   | TMO2             | —                       | —                          | —                          |
|        |   | 1   | P61      | TMCI2/<br>RxD4/<br>IRQ9-B | —                | TMCI2                   | —                          | —                          |
|        |   | 0   | P60      | TMRI2/<br>IRQ8-B          | TxD4             | TMRI2                   | —                          | —                          |
| Port A | General I/O port also functioning as system clock output and bus control I/Os | 7   | —        | PA7                       | B $\phi$         | —                       | —                          | —                          |
|        |   | 6   | PA6      | —                         | AS/AH/<br>BS-B   | —                       | —                          | —                          |
|        |   | 5   | —        | —                         | RD               | —                       | —                          | —                          |
|        |   | 4   | PA4      | —                         | LHWR/LUB         | —                       | —                          | —                          |
|        |   | 3   | —        | —                         | LLWR/LLB         | —                       | —                          | —                          |
|        |   | 2   | PA2      | BREQ/<br>WAIT             | —                | —                       | —                          | —                          |
|        |   | 1   | PA1      | —                         | BACK/<br>(RD/WR) | —                       | —                          | —                          |
|        |   | 0   | PA0      | —                         | BREQO/<br>BS-A   | —                       | —                          | —                          |

| Port   | Description  | Bit | Function |       |  | Schmitt-Trigger Input* <sup>1</sup> | Input Pull-up MOS Function | Open-Drain Output Function |
|--------|--|-----|----------|-------|--|-------------------------------------|----------------------------|----------------------------|
|        |  |     | I/O      | Input | Output   |                                     |                            |                            |
| Port B | General I/O port also functioning as bus control outputs | 7   | —        | —     | —  | —                                   | —                          | —                          |
|        |  | 6   | —        | —     | —  | —                                   | —                          | —                          |
|        |  | 5   | —        | —     | —  | —                                   | —                          | —                          |
|        |  | 4   | —        | —     | —  | —                                   | —                          | —                          |
|        |  | 3   | PB3      | —     | $\overline{CS3}/\overline{CS7-A}$  | —                                   | —                          | —                          |
|        |  | 2   | PB2      | —     | $\overline{CS2-A}/\overline{CS6-A}$  | —                                   | —                          | —                          |
|        |  | 1   | PB1      | —     | $\overline{CS1}/\overline{CS2-B}/\overline{CS5-A}/\overline{CS6-B}/\overline{CS7-B}$ | —                                   | —                          | —                          |
|        |  | 0   | PB0      | —     | $\overline{CS0/CS4}/\overline{CS5-B}$  | —                                   | —                          | —                          |
| Port D | General I/O port also functioning as address outputs     | 7   | —        | —     | A7   | —                                   | O                          | —                          |
|        |  | 6   | —        | —     | A6   | —                                   | —                          | —                          |
|        |  | 5   | —        | —     | A5   | —                                   | —                          | —                          |
|        |  | 4   | —        | —     | A4   | —                                   | —                          | —                          |
|        |  | 3   | —        | —     | A3   | —                                   | —                          | —                          |
|        |  | 2   | —        | —     | A2   | —                                   | —                          | —                          |
|        |  | 1   | —        | —     | A1   | —                                   | —                          | —                          |
|        |  | 0   | —        | —     | A0   | —                                   | —                          | —                          |
| Port E | General I/O port also functioning as address outputs     | 7   | —        | —     | A15  | —                                   | O                          | —                          |
|        |  | 6   | —        | —     | A14  | —                                   | —                          | —                          |
|        |  | 5   | —        | —     | A13  | —                                   | —                          | —                          |
|        |  | 4   | —        | —     | A12  | —                                   | —                          | —                          |
|        |  | 3   | —        | —     | A11  | —                                   | —                          | —                          |
|        |  | 2   | —        | —     | A10  | —                                   | —                          | —                          |
|        |  | 1   | —        | —     | A9   | —                                   | —                          | —                          |
|        |  | 0   | —        | —     | A8   | —                                   | —                          | —                          |

| Port   | Description  | Bit | Function              |       |        | Schmitt-Trigger Input* <sup>1</sup> | Input Pull-up MOS Function | Open-Drain Output Function |
|--------|--|-----|-----------------------|-------|--------|-------------------------------------|----------------------------|----------------------------|
|        |  |     | I/O                   | Input | Output |                                     |                            |                            |
| Port F | General I/O port also functioning as address outputs         | 7   | PF7                   | —     | A23    | —                                   | ○                          | ○                          |
|        |  | 6   | PF6                   | —     | A22    |                                     |                            |                            |
|        |  | 5   | PF5                   | —     | A21    |                                     |                            |                            |
|        |  | 4   | —                     | —     | A20    |                                     |                            |                            |
|        |  | 3   | —                     | —     | A19    |                                     |                            |                            |
|        |  | 2   | —                     | —     | A18    |                                     |                            |                            |
|        |  | 1   | —                     | —     | A17    |                                     |                            |                            |
|        |  | 0   | —                     | —     | A16    |                                     |                            |                            |
| Port H | General I/O port also functioning as bi-directional data bus | 7   | D7* <sup>2</sup>      | —     | —      | —                                   | ○                          | —                          |
|        |  | 6   | D6* <sup>2</sup>      | —     | —      |                                     |                            |                            |
|        |  | 5   | D5* <sup>2</sup>      | —     | —      |                                     |                            |                            |
|        |  | 4   | D4* <sup>2</sup>      | —     | —      |                                     |                            |                            |
|        |  | 3   | D3* <sup>2</sup>      | —     | —      |                                     |                            |                            |
|        |  | 2   | D2* <sup>2</sup>      | —     | —      |                                     |                            |                            |
|        |  | 1   | D1* <sup>2</sup>      | —     | —      |                                     |                            |                            |
|        |  | 0   | D0* <sup>2</sup>      | —     | —      |                                     |                            |                            |
| Port I | General I/O port also functioning as bi-directional data bus | 7   | PI7/D15* <sup>2</sup> | —     | —      | —                                   | ○                          | —                          |
|        |  | 6   | PI6/D14* <sup>2</sup> | —     | —      |                                     |                            |                            |
|        |  | 5   | PI5/D13* <sup>2</sup> | —     | —      |                                     |                            |                            |
|        |  | 4   | PI4/D12* <sup>2</sup> | —     | —      |                                     |                            |                            |
|        |  | 3   | PI3/D11* <sup>2</sup> | —     | —      |                                     |                            |                            |
|        |  | 2   | PI2/D10* <sup>2</sup> | —     | —      |                                     |                            |                            |
|        |  | 1   | PI1/D9* <sup>2</sup>  | —     | —      |                                     |                            |                            |
|        |  | 0   | PI0/D8* <sup>2</sup>  | —     | —      |                                     |                            |                            |

- Notes: 1. Pins without Schmitt-trigger input buffer have CMOS input buffer.  
2. Addresses are also output when accessing to the address/data multiplexed I/O space.

## 8.1 Register Descriptions

Table 8.2 lists each port registers.

**Table 8.2 Register Configuration in Each Port**

| Port                 | Number of Pins | Registers |    |      |     |     |     |
|----------------------|----------------|-----------|----|------|-----|-----|-----|
|                      |                | DDR       | DR | PORT | ICR | PCR | ODR |
| Port 1               | 8              | O         | O  | O    | O   | —   | —   |
| Port 2               | 8              | O         | O  | O    | O   | —   | O   |
| Port 3               | 8              | O         | O  | O    | O   | —   | —   |
| Port 5               | 8              | —         | —  | O    | O   | —   | —   |
| Port 6* <sup>1</sup> | 6              | O         | O  | O    | O   | —   | —   |
| Port A               | 8              | O         | O  | O    | O   | —   | —   |
| Port B* <sup>2</sup> | 4              | O         | O  | O    | O   | —   | —   |
| Port D               | 8              | O         | O  | O    | O   | O   | —   |
| Port E               | 8              | O         | O  | O    | O   | O   | —   |
| Port F               | 8              | O         | O  | O    | O   | O   | O   |
| Port H               | 8              | O         | O  | O    | O   | O   | —   |
| Port I               | 8              | O         | O  | O    | O   | O   | —   |

[Legend]

O: Register exists

—: No register exists

- Notes:
1. The lower six bits are valid and the upper two bits are reserved. The write value should always be the initial value.
  2. The lower four bits are valid and the upper four bits are reserved. The write value should always be the initial value.

### 8.1.1 Data Direction Register (PnDDR) (n = 1 to 3, 6, A, B, D to F, H, and I)

DDR is an 8-bit write-only register that specifies the port input or output for each bit. A read from the DDR is invalid and DDR is always read as an undefined value.

When the general I/O port function is selected, the corresponding pin functions as an output port by setting the corresponding DDR bit to 1; the corresponding pin functions as an input port by clearing the corresponding DDR bit to 0.

The initial DDR values are shown in table 8.3.

|               |        |        |        |        |        |        |        |        |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
| Bit Name      | Pn7DDR | Pn6DDR | Pn5DDR | Pn4DDR | Pn3DDR | Pn2DDR | Pn1DDR | Pn0DDR |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| R/W           | W      | W      | W      | W      | W      | W      | W      | W      |

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.  
The lower four bits are valid and the upper four bits are reserved for port B registers.

**Table 8.3 Startup Mode and Initial Value**

| Port        | Startup Mode           |
|-------------|------------------------|
|             | External Extended Mode |
| Port A      | H'80                   |
| Other ports | H'00                   |

### 8.1.2 Data Register (PnDR) (n = 1 to 3, 6, A, B, D to F, H, and I)

DR is an 8-bit readable/writable register that stores the output data of the pins to be used as the general output port.

The initial value of DR is H'00.

|               |       |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| Bit Name      | Pn7DR | Pn6DR | Pn5DR | Pn4DR | Pn3DR | Pn2DR | Pn1DR | Pn0DR |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.  
The lower four bits are valid and the upper four bits are reserved for port B registers.

### 8.1.3 Port Register (PORTn) (n = 1 to 3, 5, 6, A, B, D to F, H, and I)

PORT is an 8-bit read-only register that reflects the port pin status. A write to PORT is invalid. When PORT is read, the DR bits that correspond to the respective DDR bits set to 1 are read and the status of each pin whose corresponding DDR bit is cleared to 0 is also read regardless of the ICR value.

The initial value of PORT is undefined and is determined based on the port pin status.

|               |           |           |           |           |           |           |           |           |
|---------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Bit           | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| Bit Name      | Pn7       | Pn6       | Pn5       | Pn4       | Pn3       | Pn2       | Pn1       | Pn0       |
| Initial Value | Undefined |
| R/W           | R         | R         | R         | R         | R         | R         | R         | R         |

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.  
The lower four bits are valid and the upper four bits are reserved for port B registers.

### 8.1.4 Input Buffer Control Register (PnICR) (n = 1 to 3, 5, 6, A, B, D to F, H, and I)

ICR is an 8-bit readable/writable register that controls the port input buffers.

For bits in ICR set to 1, the input buffers of the corresponding pins are valid. For bits in ICR cleared to 0, the input buffers of the corresponding pins are invalid and the input signals are fixed high.

When the pin functions as an input for the peripheral modules, the corresponding bits should be set to 1. The initial value should be written to a bit whose corresponding pin is not used as an input or is used as an analog input/output pin.

If the bits in ICR have been cleared to 0, the pin state is not reflected to the peripheral modules.

When PORT is read, the pin status is always read regardless of the ICR value.

If ICR is modified, an internal edge may occur depending on the pin status. Accordingly, ICR should be modified when the corresponding input pins are not used. For example, in  $\overline{\text{IRQ}}$  input, modify ICR while the corresponding interrupt is disabled, clear the IRQF flag in ISR of the interrupt controller to 0, and then enable the corresponding interrupt. If an edge occurs after the ICR setting, the edge should be cancelled.

The initial value of ICR is H'00.

|               |        |        |        |        |        |        |        |        |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
| Bit Name      | Pn7ICR | Pn6ICR | Pn5ICR | Pn4ICR | Pn3ICR | Pn2ICR | Pn1ICR | Pn0ICR |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.  
The lower four bits are valid and the upper four bits are reserved for port B registers.

### 8.1.5 Pull-Up MOS Control Register (PnPCR) (n = D to F, H, and I)

PCR is an 8-bit readable/writable register that controls on/off of the port input pull-up MOS.

If a bit in PCR is set to 1 while the pin is in input state, the input pull-up MOS corresponding to the bit in PCR is turned on. Table 8.4 shows the input pull-up MOS status.

The initial value of PCR is H'00.

| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Bit Name      | Pn7PCR | Pn6PCR | Pn5PCR | Pn4PCR | Pn3PCR | Pn2PCR | Pn1PCR | Pn0PCR |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |

**Table 8.4 Input Pull-Up MOS State**

| Port   | Pin State                | Reset | Hardware Standby Mode | Software Standby Mode | Other Operation |
|--------|--------------------------|-------|-----------------------|-----------------------|-----------------|
| Port D | Address output           |       |                       | OFF                   |                 |
|        | Port output              |       |                       | OFF                   |                 |
|        | Port input               |       | OFF                   |                       | ON/OFF          |
| Port E | Address output           |       |                       | OFF                   |                 |
|        | Port output              |       |                       | OFF                   |                 |
|        | Port input               |       | OFF                   |                       | ON/OFF          |
| Port F | Address output           |       |                       | OFF                   |                 |
|        | Peripheral module output |       |                       | OFF                   |                 |
|        | Port input               |       | OFF                   |                       | ON/OFF          |
| Port H | Data input/output        |       |                       | OFF                   |                 |
|        | Port output              |       |                       | OFF                   |                 |
|        | Port input               |       | OFF                   |                       | ON/OFF          |
| Port I | Data input/output        |       |                       | OFF                   |                 |
|        | Port output              |       |                       | OFF                   |                 |
|        | Port input               |       | OFF                   |                       | ON/OFF          |

[Legend]

OFF: The input pull-up MOS is always off.

ON/OFF: If PCR is set to 1, the input pull-up MOS is on; if PCR is cleared to 0, the input pull-up MOS is off.

### 8.1.6 Open-Drain Control Register (PnODR) (n = 2 and F)

ODR is an 8-bit readable/writable register that selects the open-drain output function.

If a bit in ODR is set to 1, the pin corresponding to that bit in ODR functions as an NMOS open-drain output. If a bit in ODR is cleared to 0, the pin corresponding to that bit in ODR functions as a CMOS output.

The initial value of ODR is H'00.

| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Bit Name      | Pn7ODR | Pn6ODR | Pn5ODR | Pn4ODR | Pn3ODR | Pn2ODR | Pn1ODR | Pn0ODR |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |

## 8.2 Output Buffer Control

This section describes the output priority of each pin.

The name of each peripheral module pin is followed by “\_OE”. This (for example: MIOCA4\_OE) indicates whether the output of the corresponding function is valid (1) or if another setting is specified (0). Table 8.5 lists each port output signal's valid setting. For details on the corresponding output signals, see the register description of each peripheral module. If the name of each peripheral module pin is followed by A or B, the pin function can be modified by the port function control register (PFCR). For details, see section 8.3, Port Function Controller.

### 8.2.1 Port 1

**P17/ $\overline{\text{IRQ7}}$ -A/TCLKD-B:** The pin function is switched as shown below according to the P17DDR bit setting.

| Module Name | Pin Function                | Setting  |
|-------------|-----------------------------|----------|
|             |                             | I/O Port |
| I/O port    | P17 output                  | 1        |
|             | P17 input (initial setting) | 0        |

**P16/ $\overline{\text{IRQ6}}$ -A/TCLKC-B:** The pin function is switched as shown below according to the P16DDR bit setting.

| Module Name | Pin Function                | Setting  |
|-------------|-----------------------------|----------|
|             |                             | I/O Port |
|             |                             | P16DDR   |
| I/O port    | P16 output                  | 1        |
|             | P16 input (initial setting) | 0        |

**P15/ $\overline{\text{IRQ5}}$ -A/TCLKB-B:** The pin function is switched as shown below according to the P15DDR bit setting.

| Module Name | Pin Function                | Setting  |
|-------------|-----------------------------|----------|
|             |                             | I/O Port |
|             |                             | P15DDR   |
| I/O port    | P15 output                  | 1        |
|             | P15 input (initial setting) | 0        |

**P14/ $\overline{\text{IRQ4}}$ -A/TCLKA-B:** The pin function is switched as shown below according to the P14DDR bit setting.

| Module Name | Pin Function                | Setting  |
|-------------|-----------------------------|----------|
|             |                             | I/O Port |
|             |                             | P14DDR   |
| I/O port    | P14 output                  | 1        |
|             | P14 input (initial setting) | 0        |

**P13/ $\overline{\text{ADTRG0}}$ / $\overline{\text{IRQ3}}$ -A:** The pin function is switched as shown below according to the P13DDR bit setting.

| Module Name | Pin Function                | Setting  |
|-------------|-----------------------------|----------|
|             |                             | I/O Port |
|             |                             | P13DDR   |
| I/O port    | P13 output                  | 1        |
|             | P13 input (initial setting) | 0        |

**P12/SCK2/ $\overline{\text{IRQ2}}$ -A:** The pin function is switched as shown below according to the combination of the SCI register setting and P12DDR bit setting.

| Module Name | Pin Function                | Setting |          |
|-------------|-----------------------------|---------|----------|
|             |                             | SCI     | I/O Port |
|             |                             | SCK2_OE | P12DDR   |
| SCI         | SCK2 output                 | 1       | —        |
| I/O port    | P12 output                  | 0       | 1        |
|             | P12 input (initial setting) | 0       | 0        |

**P11/RxD2/ $\overline{\text{IRQ1}}$ -A:** The pin function is switched as shown below according to the P11DDR bit setting.

| Module Name | Pin Function                | Setting  |  |
|-------------|-----------------------------|----------|--|
|             |                             | I/O Port |  |
|             |                             | P11DDR   |  |
| I/O port    | P11 output                  | 1        |  |
|             | P11 input (initial setting) | 0        |  |

**P10/TxD2/ $\overline{\text{IRQ0}}$ -A:** The pin function is switched as shown below according to the combination of the SCI register setting and P10DDR bit setting.

| Module Name | Pin Function                | Setting |          |
|-------------|-----------------------------|---------|----------|
|             |                             | SCI     | I/O Port |
|             |                             | TxD2_OE | P10DDR   |
| SCI         | TxD2 output                 | 1       | —        |
| I/O port    | P10 output                  | 0       | 1        |
|             | P10 input (initial setting) | 0       | 0        |

## 8.2.2 Port 2

**P27/PO7/TIOCA5/TIOCB5:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P27DDR bit setting.

| Module Name | Pin Function                   | Setting   |        |          |
|-------------|--------------------------------|-----------|--------|----------|
|             |                                | TPU       | PPG    | I/O Port |
|             |                                | TIOCB5_OE | PO7_OE | P27DDR   |
| TPU         | TIOCB5 output                  | 1         | —      | —        |
| PPG         | PO7 output                     | 0         | 1      | —        |
| I/O port    | P27 output                     | 0         | 0      | 1        |
|             | P27 input<br>(initial setting) | 0         | 0      | 0        |

**P26/PO6/TIOCA5/TMO1/TxD1:** The pin function is switched as shown below according to the combination of the TPU, TMR, SCI, and PPG register settings and P26DDR bit setting.

| Module Name | Pin Function                   | Setting   |         |         |        |          |
|-------------|--------------------------------|-----------|---------|---------|--------|----------|
|             |                                | TPU       | TMR     | SCI     | PPG    | I/O Port |
|             |                                | TIOCA5_OE | TMO1_OE | TxD1_OE | PO6_OE | P26DDR   |
| TPU         | TIOCA5 output                  | 1         | —       | —       | —      | —        |
| TMR         | TMO1 output                    | 0         | 1       | —       | —      | —        |
| SCI         | TxD1 output                    | 0         | 0       | 1       | —      | —        |
| PPG         | PO6 output                     | 0         | 0       | 0       | 1      | —        |
| I/O port    | P26 output                     | 0         | 0       | 0       | 0      | 1        |
|             | P26 input<br>(initial setting) | 0         | 0       | 0       | 0      | 0        |

**P25/PO5/TIOCA4/TMC11/RxD1:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P25DDR bit setting.

| Module Name | Pin Function                   | Setting   |        |          |
|-------------|--------------------------------|-----------|--------|----------|
|             |                                | TPU       | PPG    | I/O Port |
|             |                                | TIOCA4_OE | PO5_OE | P25DDR   |
| TPU         | TIOCA4 output                  | 1         | —      | —        |
| PPG         | PO5 output                     | 0         | 1      | —        |
| I/O port    | P25 output                     | 0         | 0      | 1        |
|             | P25 input<br>(initial setting) | 0         | 0      | 0        |

**P24/PO4/TIOCA4/TIOCB4/TMRI1/SCK1:** The pin function is switched as shown below according to the combination of the TPU, SCI, and PPG register settings and P24DDR bit setting.

| Module Name | Pin Function                   | Setting   |         |        |          |
|-------------|--------------------------------|-----------|---------|--------|----------|
|             |                                | TPU       | SCI     | PPG    | I/O Port |
|             |                                | TIOCB4_OE | SCK1_OE | PO4_OE | P24DDR   |
| TPU         | TIOCB4 output                  | 1         | —       | —      | —        |
| SCI         | SCK1 output                    | 0         | 1       | —      | —        |
| PPG         | PO4 output                     | 0         | 0       | 1      | —        |
| I/O port    | P24 output                     | 0         | 0       | 0      | 1        |
|             | P24 input<br>(initial setting) | 0         | 0       | 0      | 0        |

**P23/PO3/TIOCC3/TIOCD3/IRQ11-A:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P23DDR bit setting.

| Module Name | Pin Function                   | Setting   |        |          |
|-------------|--------------------------------|-----------|--------|----------|
|             |                                | TPU       | PPG    | I/O Port |
|             |                                | TIOCD3_OE | PO3_OE | P23DDR   |
| TPU         | TIOCD3 output                  | 1         | —      | —        |
| PPG         | PO3 output                     | 0         | 1      | —        |
| I/O port    | P23 output                     | 0         | 0      | 1        |
|             | P23 input<br>(initial setting) | 0         | 0      | 0        |

**P22 /PO2/TIOCC3/TMO0/TxD0/ $\overline{\text{IRQ10}}$ -A:** The pin function is switched as shown below according to the combination of the TPU, TMR, SCI, and PPG register settings and P22DDR bit setting.

| Module Name | Pin Function                | Setting   |         |         |        |          |
|-------------|-----------------------------|-----------|---------|---------|--------|----------|
|             |                             | TPU       | TMR     | SCI     | PPG    | I/O Port |
|             |                             | TIOCC3_OE | TMO0_OE | TxD0_OE | PO2_OE | P22DDR   |
| TPU         | TIOCC3 output               | 1         | —       | —       | —      | —        |
| TMR         | TMO0 output                 | 0         | 1       | —       | —      | —        |
| SCI         | TxD0 output                 | 0         | 0       | 1       | —      | —        |
| PPG         | PO2 output                  | 0         | 0       | 0       | 1      | —        |
| I/O port    | P22 output                  | 0         | 0       | 0       | 0      | 1        |
|             | P22 input (initial setting) | 0         | 0       | 0       | 0      | 0        |

**P21/PO1/TIOCA3/TMCI0/RxD0/ $\overline{\text{IRQ9}}$ -A:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P21DDR bit setting.

| Module Name | Pin Function                | Setting   |        |          |
|-------------|-----------------------------|-----------|--------|----------|
|             |                             | TPU       | PPG    | I/O Port |
|             |                             | TIOCA3_OE | PO1_OE | P21DDR   |
| TPU         | TIOCA3 output               | 1         | —      | —        |
| PPG         | PO1 output                  | 0         | 1      | —        |
| I/O port    | P21 output                  | 0         | 0      | 1        |
|             | P21 input (initial setting) | 0         | 0      | 0        |

**P20/PO0/TIOCA3/TIOCB3/TMRI0/SCK0/IRQ8-A:** The pin function is switched as shown below according to the combination of the TPU, SCI, and PPG register settings and P20DDR bit setting.

| Module Name | Pin Function                   | Setting   |         |        |          |
|-------------|--------------------------------|-----------|---------|--------|----------|
|             |                                | TPU       | SCI     | PPG    | I/O Port |
|             |                                | TIOCB3_OE | SCK0_OE | PO0_OE | P20DDR   |
| TPU         | TIOCB3 output                  | 1         | —       | —      | —        |
| PPG         | PO0 output                     | 0         | 1       | —      | —        |
| SCI         | SCK0 output                    | 0         | 0       | 1      | —        |
| I/O port    | P20 output                     | 0         | 0       | 0      | 1        |
|             | P20 input<br>(initial setting) | 0         | 0       | 0      | 0        |

### 8.2.3 Port 3

**P37/PO15/TIOCA2/TIOCB2/TCLKD-A:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P37DDR bit setting.

| Module Name | Pin Function                   | Setting   |         |          |
|-------------|--------------------------------|-----------|---------|----------|
|             |                                | TPU       | PPG     | I/O Port |
|             |                                | TIOCB2_OE | PO15_OE | P37DDR   |
| TPU         | TIOCB2 output                  | 1         | —       | —        |
| PPG         | PO15 output                    | 0         | 1       | —        |
| I/O port    | P37 output                     | 0         | 0       | 1        |
|             | P37 input<br>(initial setting) | 0         | 0       | 0        |

**P36/PO14/TIOCA2:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P36DDR bit setting.

| Module Name | Pin Function                   | Setting   |         |          |
|-------------|--------------------------------|-----------|---------|----------|
|             |                                | TPU       | PPG     | I/O Port |
|             |                                | TIOCA2_OE | PO14_OE | P36DDR   |
| TPU         | TIOCA2 output                  | 1         | —       | —        |
| PPG         | PO14 output                    | 0         | 1       | —        |
| I/O port    | P36 output                     | 0         | 0       | 1        |
|             | P36 input<br>(initial setting) | 0         | 0       | 0        |

**P35/PO13/TIOCA1/TIOCB1/TCLKC-A:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P35DDR bit setting.

| Module Name | Pin Function                   | Setting   |         |          |
|-------------|--------------------------------|-----------|---------|----------|
|             |                                | TPU       | PPG     | I/O Port |
|             |                                | TIOCB1_OE | PO13_OE | P35DDR   |
| TPU         | TIOCB1 output                  | 1         | —       | —        |
| PPG         | PO13 output                    | 0         | 1       | —        |
| I/O port    | P35 output                     | 0         | 0       | 1        |
|             | P35 input<br>(initial setting) | 0         | 0       | 0        |

**P34/PO12/TIOCA1:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P34DDR bit setting.

| Module Name | Pin Function                   | Setting   |         |          |
|-------------|--------------------------------|-----------|---------|----------|
|             |                                | TPU       | PPG     | I/O Port |
|             |                                | TIOCA1_OE | PO12_OE | P34DDR   |
| TPU         | TIOCA1 output                  | 1         | —       | —        |
| PPG         | PO12 output                    | 0         | 1       | —        |
| I/O port    | P34 output                     | 0         | 0       | 1        |
|             | P34 input<br>(initial setting) | 0         | 0       | 0        |

**P33/PO11/TIOCC0/TIOCD0/TCLKB-A:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P33DDR bit setting.

| Module Name | Pin Function                   | Setting   |         |          |
|-------------|--------------------------------|-----------|---------|----------|
|             |                                | TPU       | PPG     | I/O Port |
|             |                                | TIOCD0_OE | PO11_OE | P33DDR   |
| TPU         | TIOCD0 output                  | 1         | —       | —        |
| PPG         | PO11 output                    | 0         | 1       | —        |
| I/O port    | P33 output                     | 0         | 0       | 1        |
|             | P33 input<br>(initial setting) | 0         | 0       | 0        |

**P32/PO10/TIOCC0/TCLKA-A:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P32DDR bit setting.

| Module Name | Pin Function                   | Setting   |         |          |
|-------------|--------------------------------|-----------|---------|----------|
|             |                                | TPU       | PPG     | I/O Port |
|             |                                | TIOCC0_OE | PO10_OE | P32DDR   |
| TPU         | TIOCC0 output                  | 1         | —       | —        |
| PPG         | PO10 output                    | 0         | 1       | —        |
| I/O port    | P32 output                     | 0         | 0       | 1        |
|             | P32 input<br>(initial setting) | 0         | 0       | 0        |

**P31/PO9/TIOCA0/TIOCB0:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P31DDR bit setting.

| Module Name | Pin Function                   | Setting   |        |          |
|-------------|--------------------------------|-----------|--------|----------|
|             |                                | TPU       | PPG    | I/O Port |
|             |                                | TIOCB0_OE | PO9_OE | P31DDR   |
| TPU         | TIOCB0 output                  | 1         | —      | —        |
| PPG         | PO9 output                     | 0         | 1      | —        |
| I/O port    | P31 output                     | 0         | 0      | 1        |
|             | P31 input<br>(initial setting) | 0         | 0      | 0        |

**P30/PO8/TIOCA0:** The pin function is switched as shown below according to the combination of the TPU and PPG register settings and P30DDR bit setting.

| Module Name | Pin Function                   | Setting   |        |          |
|-------------|--------------------------------|-----------|--------|----------|
|             |                                | TPU       | PPG    | I/O Port |
|             |                                | TIOCA0_OE | PO8_OE | P30DDR   |
| TPU         | TIOCA0 output                  | 1         | —      | —        |
| PPG         | PO8 output                     | 0         | 1      | —        |
| I/O port    | P30 output                     | 0         | 0      | 1        |
|             | P30 input<br>(initial setting) | 0         | 0      | 0        |

## 8.2.4 Port 5

### P57/AN7/DA1/ $\overline{\text{IRQ7}}$ -B:

| Module Name | Pin Function |
|-------------|--------------|
|-------------|--------------|

|               |            |
|---------------|------------|
| D/A converter | DA1 output |
|---------------|------------|

### P56/AN6/DA0/ $\overline{\text{IRQ6}}$ -B:

| Module Name | Pin Function |
|-------------|--------------|
|-------------|--------------|

|               |            |
|---------------|------------|
| D/A converter | DA0 output |
|---------------|------------|

## 8.2.5 Port 6

**P65/TMO3:** The pin function is switched as shown below according to the combination of the TMR register setting and P65DDR bit setting.

| Module Name | Pin Function                   | Setting |          |
|-------------|--------------------------------|---------|----------|
|             |                                | TMR     | I/O Port |
|             |                                | TMO3_OE | P65DDR   |
| TMR         | TMO3 output                    | 1       | —        |
| I/O port    | P65 output                     | 0       | 1        |
|             | P65 input<br>(initial setting) | 0       | 0        |

**P64/TMCI3:** The pin function is switched as shown below according to the P64DDR bit setting.

| Module Name | Pin Function                   | Setting  |
|-------------|--------------------------------|----------|
|             |                                | I/O Port |
|             |                                | P64DDR   |
| I/O port    | P64 output                     | 1        |
|             | P64 input<br>(initial setting) | 0        |

**P63/TMRI3/ $\overline{\text{IRQ11}}$ -B:** The pin function is switched as shown below according to the P63DDR bit setting.

| Module Name | Pin Function                   | Setting  |
|-------------|--------------------------------|----------|
|             |                                | I/O Port |
|             |                                | P63DDR   |
| I/O port    | P63 output                     | 1        |
|             | P63 input<br>(initial setting) | 0        |

**P62/TMO2/SCK4/IRQ10-B:** The pin function is switched as shown below according to the combination of the TMR and SCI register settings and P62DDR bit setting.

| Module Name | Pin Function                | Setting |         |          |
|-------------|-----------------------------|---------|---------|----------|
|             |                             | TMR     | SCI     | I/O Port |
|             |                             | TMO2_OE | SCK4_OE | P62DDR   |
| TMR         | TMO2 output                 | 1       | —       | —        |
| SCI         | SCK4 output                 | 0       | 1       | —        |
| I/O port    | P62 output                  | 0       | 0       | 1        |
|             | P62 input (initial setting) | 0       | 0       | 0        |

**P61/TMCI2/RxD4/IRQ9-B:** The pin function is switched as shown below according to the P61DDR bit setting.

| Module Name | Pin Function                | Setting  |
|-------------|-----------------------------|----------|
|             |                             | I/O Port |
|             |                             | P61DDR   |
| I/O port    | P61 output                  | 1        |
|             | P61 input (initial setting) | 0        |

**P60/TMRI2/TxD4/IRQ8-B:** The pin function is switched as shown below according to the combination of the SCI register setting and P60DDR bit setting.

| Module Name | Pin Function                | Setting |          |
|-------------|-----------------------------|---------|----------|
|             |                             | SCI     | I/O Port |
|             |                             | TxD4_OE | P60DDR   |
| SCI         | TxD4 output                 | 1       | —        |
| I/O port    | P60 output                  | 0       | 1        |
|             | P60 input (initial setting) | 0       | 0        |

## 8.2.6 Port A

**PA7/B $\phi$** : The pin function is switched as shown below according to the PA7DDR bit setting.

| Module Name | Pin Function                       | Setting  |  |
|-------------|------------------------------------|----------|--|
|             |                                    | I/O Port |  |
|             |                                    | PA7DDR   |  |
| I/O port    | B $\phi$ output* (initial setting) | 1        |  |
|             | PA7 input                          | 0        |  |

Note: \* The type of  $\phi$  to be output switches according to the POSEL1 bit in SCKCR. For details, see section 17.1.1, System Clock Control Register (SCKCR).

**PA6/ $\overline{AS}$ / $\overline{AH}$ / $\overline{BS-B}$** : The pin function is switched as shown below according to the combination of bus controller register, port function control register (PFCR), and the PA6DDR bit settings.

| Module Name    | Pin Function                                | Setting             |                       |                     |          |
|----------------|---|---------------------|-----------------------|---------------------|----------|
|                |   | Bus Controller      |                       |                     | I/O Port |
|                |   | $\overline{AH\_OE}$ | $\overline{BS-B\_OE}$ | $\overline{AS\_OE}$ | PA6DDR   |
| Bus controller | $\overline{AH}$ output                      | 1                   | —                     | —                   | —        |
|                | $\overline{BS-B}$ output                    | 0                   | 1                     | —                   | —        |
|                | $\overline{AS}$ output<br>(initial setting) | 0                   | 0                     | 1                   | —        |
| I/O port       | PA6 output                                  | 0                   | 0                     | 0                   | 1        |
|                | PA6 input                                   | 0                   | 0                     | 0                   | 0        |

**PA5/ $\overline{RD}$** : The pin function is always  $\overline{RD}$  output.

| Module Name    | Pin Function                                | Setting            |          |
|----------------|---|--------------------|----------|
|                |   | MCU Operating Mode | I/O Port |
|                |   | EXPE               | PA5DDR   |
| Bus controller | $\overline{RD}$ output<br>(initial setting) | 1                  | —        |

**PA4/LHWR/LUB:** The pin function is switched as shown below according to the combination of bus controller register, port function control register (PFCR), and the PA4DDR bit settings.

| Module Name    | Pin Function                     | Setting        |          |          |
|----------------|----------------------------------|----------------|----------|----------|
|                |                                  | Bus Controller |          | I/O Port |
|                |                                  | LUB_OE*        | LHWR_OE* | PA4DDR   |
| Bus controller | LUB output                       | 1              | —        | —        |
|                | LHWR output<br>(initial setting) | —              | 1        | —        |
| I/O port       | PA4 output                       | 0              | 0        | 1        |
|                | PA4 input                        | 0              | 0        | 0        |

Note: \*. When the byte control SRAM space is accessed while the  $\overline{\text{LHWR}}$  output is specified or while  $\text{LHWROE} = 1$ , this pin functions as the LUB output; otherwise, the  $\overline{\text{LHWR}}$  output.

**PA3/LLWR/LLB:** The pin function is switched as shown below according to the combination of bus controller register, and the PA3DDR bit settings.

| Module Name    | Pin Function                     | Setting        |          |          |
|----------------|----------------------------------|----------------|----------|----------|
|                |                                  | Bus Controller |          | I/O Port |
|                |                                  | LLB_OE*        | LLWR_OE* | PA3DDR   |
| Bus controller | LLB output                       | 1              | —        | —        |
|                | LLWR output<br>(initial setting) | —              | 1        | —        |

Note: \*. If the byte control SRAM space is accessed, this pin functions as the LLB output; otherwise, the LLWR.

**PA2/BREQ/WAIT:** The pin function is switched as shown below according to the combination of operating mode, EXPE bit, bus controller register, and the PA2DDR bit settings.

| Module Name    | Pin Function                   | Setting        |           |          |
|----------------|--------------------------------|----------------|-----------|----------|
|                |                                | Bus Controller |           | I/O Port |
|                |                                | BCR_BRLE       | BCR_WAITE | PA2DDR   |
| Bus controller | BREQ input                     | 1              | —         | —        |
|                | WAIT input                     | 0              | 1         | —        |
| I/O port       | PA2 output                     | 0              | 0         | 1        |
|                | PA2 input<br>(initial setting) | 0              | 0         | 0        |

**PA1/ $\overline{\text{BACK}}$ / $(\text{RD}/\overline{\text{WR}})$ :** The pin function is switched as shown below according to the combination of bus controller register, port function control register (PFCR), and the PA1DDR bit settings.

| Module Name    | Pin Function                            | Setting                              |                                   |  |        |
|----------------|---|--------------------------------------|-----------------------------------|--|--------|
|                |   | Bus Controller                       |                                   | I/O Port                                       |        |
|                |   | $\overline{\text{BACK}}_{\text{OE}}$ | Byte control<br>SRAM<br>Selection | $(\text{RD}/\overline{\text{WR}})_{\text{OE}}$ | PA1DDR |
| Bus controller | $\overline{\text{BACK}}$ output         | 1                                    | —                                 | —  | —      |
|                | $\text{RD}/\overline{\text{WR}}$ output | 0                                    | 1                                 | —  | —      |
|                |   | 0                                    | 0                                 | 1  | —      |
| I/O port       | PA1 output                              | 0                                    | 0                                 | 0  | 1      |
|                | PA1 input<br>(initial setting)          | 0                                    | 0                                 | 0  | 0      |

**PA0/ $\overline{\text{BREQO}}/\overline{\text{BS-A}}$ :** The pin function is switched as shown below according to the combination of bus controller register, port function control register (PFCR), and the PA0DDR bit settings.

| Module Name    | Pin Function                     | Setting                              |                                       |          |
|----------------|----------------------------------|--------------------------------------|---------------------------------------|----------|
|                |                                  | I/O Port                             | Bus Controller                        | I/O Port |
|                |                                  | $\overline{\text{BS-A}}_{\text{OE}}$ | $\overline{\text{BREQO}}_{\text{OE}}$ | PA0DDR   |
| Bus controller | $\overline{\text{BS-A}}$ output  | 1                                    | —                                     | —        |
|                | $\overline{\text{BREQO}}$ output | 0                                    | 1                                     | —        |
| I/O port       | PA0 output                       | 0                                    | 0                                     | 1        |
|                | PA0 input<br>(initial setting)   | 0                                    | 0                                     | 0        |

## 8.2.7 Port B

**PB3/ $\overline{\text{CS3}}$ / $\overline{\text{CS7-A}}$ :** The pin function is switched as shown below according to the combination of port function control register (PFCR) and the PB3DDR bit settings.

| Module Name    | Pin Function                     | Setting                             |                                      |        |
|----------------|----------------------------------|-------------------------------------|--------------------------------------|--------|
|                |                                  | I/O Port                            |                                      |        |
|                |                                  | $\overline{\text{CS3}}_{\text{OE}}$ | $\overline{\text{CS7A}}_{\text{OE}}$ | PB3DDR |
| Bus controller | $\overline{\text{CS3}}$ output   | 1                                   | —                                    | —      |
|                | $\overline{\text{CS7-A}}$ output | —                                   | 1                                    | —      |
| I/O port       | PB3 output                       | 0                                   | 0                                    | 1      |
|                | PB3 input<br>(initial setting)   | 0                                   | 0                                    | 0      |

**PB2/ $\overline{\text{CS2-A}}$ / $\overline{\text{CS6-A}}$ :** The pin function is switched as shown below according to the combination of port function control register (PFCR) and the PB2DDR bit settings.

| Module Name    | Pin Function                     | Setting                              |                                      |        |
|----------------|----------------------------------|--------------------------------------|--------------------------------------|--------|
|                |                                  | I/O Port                             |                                      |        |
|                |                                  | $\overline{\text{CS2A}}_{\text{OE}}$ | $\overline{\text{CS6A}}_{\text{OE}}$ | PB2DDR |
| Bus controller | $\overline{\text{CS2-A}}$ output | 1                                    | —                                    | —      |
|                | $\overline{\text{CS6-A}}$ output | —                                    | 1                                    | —      |
| I/O port       | PB2 output                       | 0                                    | 0                                    | 1      |
|                | PB2 input<br>(initial setting)   | 0                                    | 0                                    | 0      |

**PB1/ $\overline{\text{CS1}}$ / $\overline{\text{CS2-B}}$ / $\overline{\text{CS5-A}}$ / $\overline{\text{CS6-B}}$ / $\overline{\text{CS7-B}}$ :** The pin function is switched as shown below according to the combination of port function control register (PFCR) and the PB1DDR bit settings.

| Module Name    | Pin Function                     | Setting                             |                                      |                                      |                                      |                                      | PB1DDR |
|----------------|----------------------------------|-------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------|
|                |                                  | I/O Port                            |                                      |                                      |                                      |                                      |        |
|                |                                  | $\overline{\text{CS1}}_{\text{OE}}$ | $\overline{\text{CS2B}}_{\text{OE}}$ | $\overline{\text{CS5A}}_{\text{OE}}$ | $\overline{\text{CS6B}}_{\text{OE}}$ | $\overline{\text{CS7B}}_{\text{OE}}$ |        |
| Bus controller | $\overline{\text{CS1}}$ output   | 1                                   | —                                    | —                                    | —                                    | —                                    | —      |
|                | $\overline{\text{CS2-B}}$ output | —                                   | 1                                    | —                                    | —                                    | —                                    | —      |
|                | $\overline{\text{CS5-A}}$ output | —                                   | —                                    | 1                                    | —                                    | —                                    | —      |
|                | $\overline{\text{CS6-B}}$ output | —                                   | —                                    | —                                    | 1                                    | —                                    | —      |
|                | $\overline{\text{CS7-B}}$ output | —                                   | —                                    | —                                    | —                                    | 1                                    | —      |
| I/O port       | PB1 output                       | 0                                   | 0                                    | 0                                    | 0                                    | 0                                    | 1      |
|                | PB1 input<br>(initial setting)   | 0                                   | 0                                    | 0                                    | 0                                    | 0                                    | 0      |

**PB0/ $\overline{\text{CS0}}$ / $\overline{\text{CS4}}$ / $\overline{\text{CS5-B}}$ :** The pin function is switched as shown below according to the combination of port function control register (PFCR) and the PB0DDR bit settings.

| Module Name    | Pin Function  | Setting                     |                             |                              |        |
|----------------|---|-----------------------------|-----------------------------|------------------------------|--------|
|                |   | I/O Port                    |                             |                              |        |
|                |   | $\overline{\text{CS0\_OE}}$ | $\overline{\text{CS4\_OE}}$ | $\overline{\text{CS5B\_OE}}$ | PB0DDR |
| Bus controller | $\overline{\text{CS0}}$ output<br>(initial setting) | 1                           | —                           | —                            | —      |
|                | $\overline{\text{CS4}}$ output                      | —                           | 1                           | —                            | —      |
|                | $\overline{\text{CS5-B}}$ output                    | —                           | —                           | 1                            | —      |
| I/O port       | PB0 output  | 0                           | 0                           | 0                            | 1      |
|                | PB0 input   | 0                           | 0                           | 0                            | 0      |

### 8.2.8 Port D

**PD7/A7, PD6/A6, PD5/A5, PD4/A4, PD3/A3, PD2/A2, PD1/A1, PD0/A0:** The pin function is always address output.

| Module Name    | Pin Function   | Setting  |
|----------------|----------------|----------|
|                |                | I/O Port |
|                |                | PDnDDR   |
| Bus controller | Address output | —        |

[Legend]

n = 0 to 7

### 8.2.9 Port E

**PE7/A15, PE6/A14, PE5/A13, PE4/A12, PE3/A11, PE2/A10, PE1/A9, PE0/A8:** The pin function is always address output.

| Module Name    | Pin Function   | Setting  |
|----------------|----------------|----------|
|                |                | I/O Port |
|                |                | PEnDDR   |
| Bus controller | Address output | —        |
|                |                | 1        |

[Legend]

n = 0 to 7

## 8.2.10 Port F

**PF7/A23:** The pin function is switched as shown below according to the combination of port function control register (PFCR) and the PF7DDR bit settings.

| Module Name    | Pin Function                   | Setting  |        |
|----------------|--------------------------------|----------|--------|
|                |                                | I/O Port |        |
|                |                                | A23_OE   | PF7DDR |
| Bus controller | A23 output                     | 1        | —      |
| I/O port       | PF7 output                     | 0        | 1      |
|                | PF7 input<br>(initial setting) | 0        | 0      |

**PF6/A22:** The pin function is switched as shown below according to the combination of port function control register (PFCR) and the PF6DDR bit settings.

| Module Name    | Pin Function                   | Setting  |        |
|----------------|--------------------------------|----------|--------|
|                |                                | I/O Port |        |
|                |                                | A22_OE   | PF6DDR |
| Bus controller | A22 output                     | 1        | —      |
| I/O port       | PF6 output                     | 0        | 1      |
|                | PF6 input<br>(initial setting) | 0        | 0      |

**PF5/A21:** The pin function is switched as shown below according to the combination of port function control register (PFCR) and the PF5DDR bit settings.

| Module Name    | Pin Function                   | Setting  |          |
|----------------|--------------------------------|----------|----------|
|                |                                | I/O Port | I/O Port |
|                |                                | A21_OE   | PF5DDR   |
| Bus controller | A21 output                     | 1        | —        |
| I/O port       | PF5 output                     | 0        | 1        |
|                | PF5 input<br>(initial setting) | 0        | 0        |

**PF4/A20:** The pin function is always address output.

|                |              | Setting  |
|----------------|--------------|----------|
|                |              | I/O Port |
| Module Name    | Pin Function | PF4DDR   |
| Bus controller | A20 output   | —        |

**PF3/A19:** The pin function is always address output.

|                |              | Setting  |
|----------------|--------------|----------|
|                |              | I/O Port |
| Module Name    | Pin Function | PF3DDR   |
| Bus controller | A19 output   | —        |

**PF2/A18:** The pin function is always address output.

|                |              | Setting  |
|----------------|--------------|----------|
|                |              | I/O Port |
| Module Name    | Pin Function | PF2DDR   |
| Bus controller | A18 output   | —        |

**PF1/A17:** The pin function is always address output.

|                |              | Setting  |
|----------------|--------------|----------|
|                |              | I/O Port |
| Module Name    | Pin Function | PF1DDR   |
| Bus controller | A17 output   | —        |

**PF0/A16:** The pin function is always address output.

|                |              | Setting  |
|----------------|--------------|----------|
|                |              | I/O Port |
| Module Name    | Pin Function | PF0DDR   |
| Bus controller | A16 output   | —        |

### 8.2.11 Port H

**PH7/D7, PH6/D6, PH5/D5, PH4/D4, PH3/D3, PH2/D2, PH1/D1, PH0/D0:** The pin function is always data input/output.

| Module Name    | Pin Function                  | Setting  |        |
|----------------|-------------------------------|----------|--------|
|                |                               | I/O Port | PHnDDR |
| Bus controller | Data I/O<br>(initial setting) | —        |        |

### 8.2.12 Port I

**PI7/D15, PI6/D14, PI5/D13, PI4/D12, PI3/D11, PI2/D10, PI1/D9, PI0/D8:** The pin function is switched as shown below according to the combination of operating mode, bus mode, and the PInDDR bit settings.

| Module Name    | Pin Function                          | Setting         |          |
|----------------|---------------------------------------|-----------------|----------|
|                |                                       | Bus Controller  | I/O Port |
|                |                                       | 16-Bit Bus Mode | PInDDR   |
| Bus controller | Data I/O<br>(mode 4 initial setting)  | 1               | —        |
| I/O port       | PIn output                            | 0               | 1        |
|                | PIn input<br>(mode 5 initial setting) | 0               | 0        |

[Legend]

n = 0 to 7

**Table 8.5 Available Output Signals and Settings in Each Port**

| Port   | Output Specification<br>Signal Name | Output Signal<br>Name | Signal Selection<br>Register Settings | Peripheral Module Settings   |
|--------|-------------------------------------|-----------------------|---------------------------------------|--|
| P1     | 2                                   | SCK2_OE               | SCK2                                  | When SCMR.SMIF = 1:<br>SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0,<br>SCR.CKE [1, 0] = 01 or while SMR.GM = 1<br><br>When SCMR.SMIF = 0:<br>SCR.TE = 1 or SCR.RE = 1<br>while SMR.C/A = 0, SCR.CKE [1, 0] = 01 or<br>while SMR.C/A = 1, SCR.CKE 1 = 0 |
|        | 0                                   | TxD2_OE               | TxD2                                  | SCR.TE = 1   |
| P2     | 7                                   | TIOCB5_OE             | TIOCB5                                | TPU.TIOR5.IOB3 = 0, TPU.TIOR5.IOB[1,0] = 01/10/11  |
|        |                                     | PO7_OE                | PO7                                   | NDERL.NDER7 = 1  |
|        | 6                                   | TIOCA5_OE             | TIOCA5                                | TPU.TIOR5.IOA3 = 0, TPU.TIOR5.IOA[1,0] = 01/10/11  |
|        |                                     | TMO1_OE               | TMO1                                  | TCSR.OS3,2 = 01/10/11 or TCSR.OS[1,0] = 01/10/11   |
|        |                                     | TxD1_OE               | TxD1                                  | SCR.TE = 1   |
|        |                                     | PO6_OE                | PO6                                   | NDERL.NDER6 = 1  |
|        | 5                                   | TIOCA4_OE             | TIOCA4                                | TPU.TIOR4.IOA3 = 0, TPU.TIOR4.IOA[1,0] = 01/10/11  |
|        |                                     | PO5_OE                | PO5                                   | NDERL.NDER5 = 1  |
|        | 4                                   | TIOCB4_OE             | TIOCB4                                | TPU.TIOR4.IOB3 = 0, TPU.TIOR4.IOB[1,0] = 01/10/11  |
|        |                                     | SCK1_OE               | SCK1                                  | When SCMR.SMIF = 1:<br>SCR.TE = 1 or SCR.RE = 1 while<br>SMR.GM = 0, SCR.CKE [1, 0] = 01 or while SMR.GM = 1<br><br>When SCMR.SMIF = 0:<br>SCR.TE = 1 or SCR.RE = 1<br>while SMR.C/A = 0, SCR.CKE [1, 0] = 01 or<br>while SMR.C/A = 1, SCR.CKE 1 = 0 |
|        |                                     | PO4_OE                | PO4                                   | NDERL.NDER4 = 1  |
|        | 3                                   | TIOCD3_OE             | TIOCD3                                | TPU.TMDR.BFB = 0, TPU.TIORL3.IOD3 = 0,<br>TPU.TIORL3.IOD[1,0] = 01/10/11   |
| PO3_OE |                                     | PO3                   | NDERL.NDER3 = 1                       |  |

| Port | Output Specification | Output Signal Name | Output Signal Name | Signal Selection Register Settings                                       | Peripheral Module Settings  |
|------|----------------------|--------------------|--------------------|--|---|
| P2   | 2                    | TIOCC3_OE          | TIOCC3             |  | TPU.TMDR.BFA = 0, TPU.TIORL3.IOC3 = 0,<br>TPU.TIORL3.IOD[1,0] = 01/10/11  |
|      |                      | TMO0_OE            | TMO0               |  | TCSR.OS[3,2] = 01/10/11 or TCSR.OS[1,0] = 01/10/11  |
|      |                      | TxD0_OE            | TxD0               |  | SCR.TE = 1  |
|      |                      | PO2_OE             | PO2                |  | NDERL.NDER2 = 1   |
| 1    |                      | TIOCA3_OE          | TIOCA3             |  | TPU.TIORH3.IOA3 = 0, TPU.TIORH3.IOA[1,0] = 01/10/11   |
|      |                      | PO1_OE             | PO1                |  | NDERL.NDER1 = 1   |
| 0    |                      | TIOCB3_OE          | TIOCB3             |  | TPU.TIORH3.IOB3 = 0, TPU.TIORH3.IOB[1,0] = 01/10/11   |
|      |                      | SCK0_OE            | SCK0               |  | When SCMR.SMIF = 1:<br>SCR.TE = 1 or SCR.RE = 1 while<br>SMR.GM = 0, SCR.CKE [1, 0] = 01 or<br>while SMR.GM = 1<br>When SCMR.SMIF = 0:<br>SCR.TE = 1 or SCR.RE = 1 while<br>SMR.C/A = 0, SCR.CKE [1, 0] = 01 or while SMR.C/A = 1,<br>SCR.CKE 1 = 0 |
|      |                      | PO0_OE             | PO0                |  | NDERL.NDER0 = 1   |
| P3   | 7                    | TIOCB2_OE          | TIOCB2             |  | TPU.TIOR2.IOB3 = 0, TPU.TIOR2.IOB[1,0] = 01/10/11   |
|      |                      | PO15_OE            | PO15               |  | NDERH.NDER15 = 1  |
|      | 6                    | TIOCA2_OE          | TIOCA2             |  | TPU.TIOR2.IOA3 = 0, TPU.TIOR2.IOA[1,0] = 01/10/11   |
|      |                      | PO14_OE            | PO14               |  | NDERH.NDER14 = 1  |
|      | 5                    | TIOCB1_OE          | TIOCB1             |  | TPU.TIOR1.IOB3 = 0, TPU.TIOR1.IOB[1,0] = 01/10/11   |
|      |                      | PO13_OE            | PO13               |  | NDERH.NDER13 = 1  |
|      | 4                    | TIOCA1_OE          | TIOCA1             |  | TPU.TIOR1.IOA3 = 0, TPU.TIOR1.IOA[1,0] = 01/10/11   |
|      |                      | PO12_OE            | PO12               |  | NDERH.NDER12 = 1  |
|      | 3                    | TIOCD0_OE          | TIOCD0             |  | TPU.TMDR.BFB = 0, TPU.TIORL0.IOD3 = 0,<br>TPU.TIORL0.IOD[1,0] = 01/10/11  |
|      |                      | PO11_OE            | PO11               |  | NDERH.NDER11 = 1  |
| 2    | TIOCC0_OE            | TIOCC0             |                    | TPU.TMDR.BFA = 0, TPU.TIORL0.IOC3 = 0,<br>TPU.TIORL0.IOD[1,0] = 01/10/11 |   |
|      | PO10_OE              | PO10               |                    | NDERH.NDER10 = 1   |   |

| Port |   | Output<br>Specification<br>Signal Name | Output<br>Signal<br>Name | Signal Selection<br>Register Settings | Peripheral Module Settings  |
|------|---|--|--------------------------|---------------------------------------|---|
| P3   | 1 | TIOCB0_OE                              | TIOCB0                   |                                       | TPU.TIORH0.IOB3 = 0,<br>TPU.TIORH0.IOB[1,0] = 01/10/11  |
|      |   | PO9_OE                                 | PO9                      |                                       | NDERH.NDER9 = 1   |
|      | 0 | TIOCA0_OE                              | TIOCA0                   |                                       | TPU.TIORH0.IOA3 = 0,<br>TPU.TIORH0.IOA[1,0] = 01/10/11  |
|      |   | PO8_OE                                 | PO8                      |                                       | NDERH.NDER8 = 1   |
| P6   | 5 | TMO3_OE                                | TMO3                     |                                       | TCSR.OS[3,2] = 01/10/11 or TCSR.OS[1,0] = 01/10/11  |
|      | 2 | TMO2_OE                                | TMO2                     |                                       | TCSR.OS[3,2] = 01/10/11 or TCSR.OS[1,0] = 01/10/11  |
|      |   | SCK4_OE                                | SCK4                     |                                       | When SCMR.SMIF = 1:<br>SCR.TE = 1 or SCR.RE = 1 while<br>SMR.GM = 0, SCR.CKE [1, 0] = 01 or<br>while SMR.GM = 1<br>When SCMR.SMIF = 0:<br>SCR.TE = 1 or SCR.RE = 1 while<br>SMR.C/A = 0, SCR.CKE [1, 0] = 01 or<br>while SMR.C/A = 1, SCR.CKE 1 = 0 |
|      | 0 | TxD4_OE                                | TxD4                     |                                       | SCR.TE = 1  |
| PA   | 7 | B $\phi$ _OE                           | B $\phi$                 |                                       | PADDR.PA7DDR = 1, SCKCR.POSEL1 = 0  |
|      | 6 | AH_OE                                  | AH                       |                                       | MPXCR.MPXEn (n = 7 to 3) = 1  |
|      |   | BS-B_OE                                | BS                       | PFCR2.BSS = 1                         | PFCR2.BSE = 1   |
|      |   | AS_OE                                  | AS                       |                                       | PFCR2.ASOE = 1  |
|      | 5 | RD_OE                                  | RD                       |                                       |   |
|      | 4 | LUB_OE                                 | LUB                      |                                       | PFCR6.LHWROE = 1 or SRAMCR.BCSELn = 1   |
|      |   | LHWR_OE                                | LHWR                     |                                       | PFCR6.LHWROE = 1  |
|      | 3 | LLB_OE                                 | LLB                      |                                       | SRAMCR.BCSELn = 1   |
|      |   | LLWR_OE                                | LLWR                     |                                       | SRAMCR.BCSELn = 0   |
|      | 1 | BACK_OE                                | BACK                     |                                       | BCR1.BRLE = 1   |
|      |   | (RD/WR)_OE                             | RD/WR                    |                                       | PFCR2.REWRE = 1 or SRAMCR.BCSELn = 1  |
|      | 0 | BS-A_OE                                | BS                       | PFCR2.BSS = 0                         | PFCR2.BSE = 1   |
|      |   | BREQO_OE                               | BREQO                    |                                       | BCR1.BRLE = 1, BCR1.BREQOE = 1  |

| Port |    | Output<br>Specification<br>Signal Name | Output<br>Signal<br>Name | Signal Selection<br>Register Settings | Peripheral Module Settings |
|------|----|--|--------------------------|---------------------------------------|----------------------------|
| PB   | 3  | $\overline{CS3\_OE}$                   | $\overline{CS3}$         |                                       | PFCR0.CS3E = 1             |
|      |    | $\overline{CS7A\_OE}$                  | $\overline{CS7}$         | PFCR1.CS7S[A,B] = 00                  | PFCR0.CS7E = 1             |
|      | 2  | $\overline{CS2A\_OE}$                  | $\overline{CS2}$         | PFCR2.CS2S = 0                        | PFCR0.CS2E = 1             |
|      |    | $\overline{CS6A\_OE}$                  | $\overline{CS6}$         | PFCR1.CS6S[A,B] = 00                  | PFCR0.CS6E = 1             |
|      | 1  | $\overline{CS1\_OE}$                   | $\overline{CS1}$         |                                       | PFCR0.CS1E = 1             |
|      |    | $\overline{CS2B\_OE}$                  | $\overline{CS2}$         | PFCR2.CS2S = 1                        | PFCR0.CS2E = 1             |
|      |    | $\overline{CS5A\_OE}$                  | $\overline{CS5}$         | PFCR1.CS5S[A,B] = 00                  | PFCR0.CS5E = 1             |
|      |    | $\overline{CS6B\_OE}$                  | $\overline{CS6}$         | PFCR1.CS6S[A,B] = 01                  | PFCR0.CS6E = 1             |
|      |    | $\overline{CS7B\_OE}$                  | $\overline{CS7}$         | PFCR1.CS7S[A,B] = 01                  | PFCR0.CS7E = 1             |
|      | 0  | $\overline{CS0\_OE}$                   | $\overline{CS0}$         |                                       | PFCR0.CS0E = 1             |
|      |    | $\overline{CS4\_OE}$                   | $\overline{CS4}$         |                                       | PFCR0.CS4E = 1             |
|      |    | $\overline{CS5B\_OE}$                  | $\overline{CS5}$         | PFCR1.CS5S[A,B] = 01                  | PFCR0.CS5E = 1             |
|      | PD | 7                                      | A7_OE                    | A7                                    |                            |
| 6    |    | A6_OE                                  | A6                       |                                       |                            |
| 5    |    | A5_OE                                  | A5                       |                                       |                            |
| 4    |    | A4_OE                                  | A4                       |                                       |                            |
| 3    |    | A3_OE                                  | A3                       |                                       |                            |
| 2    |    | A2_OE                                  | A2                       |                                       |                            |
| 1    |    | A1_OE                                  | A1                       |                                       |                            |
| 0    |    | A0_OE                                  | A0                       |                                       |                            |
| PE   | 7  | A15_OE                                 | A15                      |                                       |                            |
|      | 6  | A14_OE                                 | A14                      |                                       |                            |
|      | 5  | A13_OE                                 | A13                      |                                       |                            |
|      | 4  | A12_OE                                 | A12                      |                                       |                            |
|      | 3  | A11_OE                                 | A11                      |                                       |                            |
|      | 2  | A10_OE                                 | A10                      |                                       |                            |
|      | 1  | A9_OE                                  | A9                       |                                       |                            |
|      | 0  | A8_OE                                  | A8                       |                                       |                            |

| Port |   | Output        | Output | Signal Selection | Peripheral Module Settings |
|------|---|---------------|--------|------------------|----------------------------|
|      |   | Specification | Signal |                  |                            |
|      |   | Signal Name   | Name   |                  |                            |
| PF   | 7 | A23_OE        | A23    |                  | PFCR4.A23E = 1             |
|      | 6 | A22_OE        | A22    |                  | PFCR4.A22E = 1             |
|      | 5 | A21_OE        | A21    |                  | PFCR4.A21E = 1             |
|      | 4 | A20_OE        | A20    |                  |                            |
|      | 3 | A19_OE        | A19    |                  |                            |
|      | 2 | A18_OE        | A18    |                  |                            |
|      | 1 | A17_OE        | A17    |                  |                            |
|      | 0 | A16_OE        | A16    |                  |                            |
| PH   | 7 | D7_E          | D7     |                  |                            |
|      | 6 | D6_E          | D6     |                  |                            |
|      | 5 | D5_E          | D5     |                  |                            |
|      | 4 | D4_E          | D4     |                  |                            |
|      | 3 | D3_E          | D3     |                  |                            |
|      | 2 | D2_E          | D2     |                  |                            |
|      | 1 | D1_E          | D1     |                  |                            |
|      | 0 | D0_E          | D0     |                  |                            |
| PI   | 7 | D15_E         | D15    |                  | ABWCR.ABW[H,L]n = 01       |
|      | 6 | D14_E         | D14    |                  | ABWCR.ABW[H,L]n = 01       |
|      | 5 | D13_E         | D13    |                  | ABWCR.ABW[H,L]n = 01       |
|      | 4 | D12_E         | D12    |                  | ABWCR.ABW[H,L]n = 01       |
|      | 3 | D11_E         | D11    |                  | ABWCR.ABW[H,L]n = 01       |
|      | 2 | D10_E         | D10    |                  | ABWCR.ABW[H,L]n = 01       |
|      | 1 | D9_E          | D9     |                  | ABWCR.ABW[H,L]n = 01       |
|      | 0 | D8_E          | D8     |                  | ABWCR.ABW[H,L]n = 01       |

## 8.3 Port Function Controller

The port function controller controls the I/O ports.

The port function controller incorporates the following registers.

- Port function control register 0 (PFCR0)
- Port function control register 1 (PFCR1)
- Port function control register 2 (PFCR2)
- Port function control register 4 (PFCR4)
- Port function control register 6 (PFCR6)
- Port function control register 9 (PFCR9)
- Port function control register B (PFCRB)
- Port function control register C (PFCRC)

### 8.3.1 Port Function Control Register 0 (PFCR0)

PFCR0 enables/disables the  $\overline{CS}$  output.

|               |      |      |      |      |      |      |      |      |
|---------------|------|------|------|------|------|------|------|------|
| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | CS7E | CS6E | CS5E | CS4E | CS3E | CS2E | CS1E | CS0E |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 7   | CS7E     | 0             | R/W | CS7 to CS0 Enable  |
| 6   | CS6E     | 0             | R/W | These bits enable/disable the corresponding $\overline{CSn}$ output. |
| 5   | CS5E     | 0             | R/W |  |
| 4   | CS4E     | 0             | R/W | 0: Pin functions as I/O port   |
| 3   | CS3E     | 0             | R/W | 1: Pin functions as $\overline{CSn}$ output pin                      |
| 2   | CS2E     | 0             | R/W | (n = 7 to 0)   |
| 1   | CS1E     | 0             | R/W |  |
| 0   | CS0E     | 1             | R/W |  |

### 8.3.2 Port Function Control Register 1 (PFCR1)

PFCR1 selects the  $\overline{CS}$  output pins.

|               |       |       |       |       |       |       |     |     |
|---------------|-------|-------|-------|-------|-------|-------|-----|-----|
| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1   | 0   |
| Bit Name      | CS7SA | CS7SB | CS6SA | CS6SB | CS5SA | CS5SB | —   | —   |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0   | 0   |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W | R/W |

| Bit  | Bit Name | Initial Value | R/W | Description  |
|------|----------|---------------|-----|--|
| 7    | CS7SA*   | 0             | R/W | $\overline{CS7}$ Output Pin Select   |
| 6    | CS7SB*   | 0             | R/W | Selects the output pin for $\overline{CS7}$ when $\overline{CS7}$ output is enabled (CS7E = 1)<br>00: Specifies pin PB3 as $\overline{CS7}$ -A output<br>01: Specifies pin PB1 as $\overline{CS7}$ -B output<br>10: Setting prohibited<br>11: Setting prohibited |
| 5    | CS6SA*   | 0             | R/W | $\overline{CS6}$ Output Pin Select   |
| 4    | CS6SB*   | 0             | R/W | Selects the output pin for $\overline{CS6}$ when $\overline{CS6}$ output is enabled (CS6E = 1)<br>00: Specifies pin PB2 as $\overline{CS6}$ -A output<br>01: Specifies pin PB1 as $\overline{CS6}$ -B output<br>10: Setting prohibited<br>11: Setting prohibited |
| 3    | CS5SA*   | 0             | R/W | $\overline{CS5}$ Output Pin Select   |
| 2    | CS5SB*   | 0             | R/W | Selects the output pin for $\overline{CS5}$ when $\overline{CS5}$ output is enabled (CS5E = 1)<br>00: Specifies pin PB1 as $\overline{CS5}$ -A output<br>01: Specifies pin PB0 as $\overline{CS5}$ -B output<br>10: Setting prohibited<br>11: Setting prohibited |
| 1, 0 | —        | All 0         | R/W | Reserved<br><br>These bits are always read as 0. The write value should always be 0.   |

Note: \* If multiple  $\overline{CS}$  outputs are specified to a single pin according to the  $\overline{CSn}$  output pin select bits (n=4 to 7), multiple  $\overline{CS}$  signals are output from the pin. For details, see section 6.5.3, Chip Select Signals.

### 8.3.3 Port Function Control Register 2 (PFCR2)

PFCR1 selects the  $\overline{CS}$  output pin, enables/disables bus control I/O, and selects the bus control I/O pins.

|               |     |      |     |     |     |       |      |     |
|---------------|-----|------|-----|-----|-----|-------|------|-----|
| Bit           | 7   | 6    | 5   | 4   | 3   | 2     | 1    | 0   |
| Bit Name      | —   | CS2S | BSS | BSE | —   | RDWRE | ASOE | —   |
| Initial Value | 0   | 0    | 0   | 0   | 0   | 0     | 1    | 0   |
| R/W           | R/W | R/W  | R/W | R/W | R/W | R/W   | R/W  | R/W |

| Bit | Bit Name            | Initial Value | R/W | Description  |
|-----|---------------------|---------------|-----|--|
| 7   | —                   | 0             | R/W | Reserved<br>This bit is always read as 0. The write value should always be 0.  |
| 6   | CS2S* <sup>1</sup>  | 0             | R/W | $\overline{CS2}$ Output Pin Select<br>Selects the output pin for $\overline{CS2}$ when $\overline{CS2}$ output is enabled (CS2E = 1)<br>0: Specifies pin PB2 as $\overline{CS2}$ -A output pin<br>1: Specifies pin PB1 as $\overline{CS2}$ -B output pin |
| 5   | BSS                 | 0             | R/W | $\overline{BS}$ Output Pin Select<br>Selects the $\overline{BS}$ output pin<br>0: Specifies pin PA0 as $\overline{BS}$ -A output pin<br>1: Specifies pin PA6 as $\overline{BS}$ -B output pin  |
| 4   | BSE                 | 0             | R/W | $\overline{BS}$ Output Enable<br>Enables/disables the $\overline{BS}$ output<br>0: Disables the $\overline{BS}$ output<br>1: Enables the $\overline{BS}$ output  |
| 3   | —                   | 0             | R/W | Reserved<br>This bit is always read as 0. The write value should always be 0.  |
| 2   | RDWRE* <sup>2</sup> | 0             | R/W | RD/ $\overline{WR}$ Output Enable<br>Enables/disables the RD/ $\overline{WR}$ output<br>0: Disables the RD/ $\overline{WR}$ output<br>1: Enables the RD/ $\overline{WR}$ output  |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 1   | ASOE     | 1             | R/W | $\overline{AS}$ Output Enable<br>Enables/disables the $\overline{AS}$ output<br>0: Specifies pin PA6 as I/O port<br>1: Specifies pin PA6 as $\overline{AS}$ output pin |
| 0   | —        | 0             | R/W | Reserved<br>This bit is always read as 0. The write value should always be 0.  |

- Notes:
1. If multiple  $\overline{CS}$  outputs are specified to a single pin according to the  $\overline{CS}_n$  output pin select bits ( $n = 2$  and  $3$ ), multiple  $\overline{CS}$  signals are output from the pin. For details, see section 6.5.3, Chip Select Signals.
  2. If an area is specified as a byte control SDRAM space, the pin functions as  $RD/\overline{WR}$  output.

### 8.3.4 Port Function Control Register 4 (PFCR4)

PFCR4 enables/disables the address output.

| Bit           | 7    | 6    | 5    | 4   | 3   | 2   | 1   | 0   |
|---------------|------|------|------|-----|-----|-----|-----|-----|
| Bit Name      | A23E | A22E | A21E | —   | —   | —   | —   | —   |
| Initial Value | 0    | 0    | 0    | 1   | 1   | 1   | 1   | 1   |
| R/W           | R/W  | R/W  | R/W  | R/W | R/W | R/W | R/W | R/W |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 7   | A23E     | 0             | R/W | Address A23 Enable<br>Enables/disables the address output (A23)<br>0: Disables the A23 output<br>1: Enables the A23 output |
| 6   | A22E     | 0             | R/W | Address A22 Enable<br>Enables/disables the address output (A22)<br>0: Disables the A22 output<br>1: Enables the A22 output |
| 5   | A21E     | 0             | R/W | Address A21 Enable<br>Enables/disables the address output (A21)<br>0: Disables the A21 output<br>1: Enables the A21 output |

| Bit    | Bit Name | Initial Value | R/W | Description  |
|--------|----------|---------------|-----|--|
| 4 to 0 | —        | All 1         | R/W | Reserved<br>These bits are always read as 1. The write value should always be 1. |

### 8.3.5 Port Function Control Register 6 (PFCR6)

PFCR6 selects the TPU clock input pin.

| Bit           | 7   | 6      | 5   | 4 | 3     | 2   | 1   | 0   |
|---------------|-----|--------|-----|---|-------|-----|-----|-----|
| Bit Name      | —   | LHWROE | —   | — | TCLKS | —   | —   | —   |
| Initial Value | 1   | 1      | 1   | 0 | 0     | 0   | 0   | 0   |
| R/W           | R/W | R/W    | R/W | R | R/W   | R/W | R/W | R/W |

| Bit    | Bit Name | Initial Value | R/W | Description  |
|--------|----------|---------------|-----|--|
| 7      | —        | 1             | R/W | Reserved<br>This bit is always read as 1. The write value should always be 1.  |
| 6      | LHWROE   | 1             | R/W | $\overline{\text{LHWR}}$ Output Enable<br>Enables/disables $\overline{\text{LHWR}}$ output (valid in external extended mode).<br>0: Specifies pin PA4 as I/O port<br>1: Specifies pin PA4 as $\overline{\text{LHWR}}$ output pin |
| 5      | —        | 1             | R/W | Reserved<br>This bit is always read as 1. The write value should always be 1.  |
| 4      | —        | 0             | R   | Reserved<br>This is a read-only bit and cannot be modified.  |
| 3      | TCLKS    | 0             | R/W | TPU External Clock Input Pin Select<br>Selects the TPU external clock input pins.<br>0: Specifies pins P32, P33, P35, and P37 as external clock inputs<br>1: Specifies pins P14 to P17 as external clock inputs                  |
| 2 to 0 | —        | All 0         | R/W | Reserved<br>These bits are always read as 0. The write value should always be 0.   |

### 8.3.6 Port Function Control Register 9 (PFCR9)

PFCR9 selects the multiple functions for the TPU I/O pins.

|               |        |        |         |         |        |        |         |         |
|---------------|--------|--------|---------|---------|--------|--------|---------|---------|
| Bit           | 7      | 6      | 5       | 4       | 3      | 2      | 1       | 0       |
| Bit Name      | TPUMS5 | TPUMS4 | TPUMS3A | TPUMS3B | TPUMS2 | TPUMS1 | TPUMS0A | TPUMS0B |
| Initial Value | 0      | 0      | 0       | 0       | 0      | 0      | 0       | 0       |
| R/W           | R/W    | R/W    | R/W     | R/W     | R/W    | R/W    | R/W     | R/W     |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 7   | TPUMS5   | 0             | R/W | TPU I/O Pin Multiplex Function Select<br>Selects TIOCA5 function<br>0: Specifies pin P26 as output compare output and input capture<br>1: Specifies P27 as input capture input and P26 as output compare |
| 6   | TPUMS4   | 0             | R/W | TPU I/O Pin Multiplex Function Select<br>Selects TIOCA4 function<br>0: Specifies P25 as output compare output and input capture<br>1: Specifies P24 as input capture input and P25 as output compare     |
| 5   | TPUMS3A  | 0             | R/W | TPU I/O Pin Multiplex Function Select<br>Selects TIOCA3 function<br>0: Specifies P21 as output compare output and input capture<br>1: Specifies P20 as input capture input and P21 as output compare     |
| 4   | TPUMS3B  | 0             | R/W | TPU I/O Pin Multiplex Function Select<br>Selects TIOCC3 function<br>0: Specifies P22 as output compare output and input capture<br>1: Specifies P23 as input capture input and P22 as output compare     |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 3   | TPUMS2   | 0             | R/W | TPU I/O Pin Multiplex Function Select<br>Selects TIOCA2 function<br>0: Specifies P36 as output compare output and input capture<br>1: Specifies P37 as input capture input and P36 as output compare |
| 2   | TPUMS1   | 0             | R/W | TPU I/O Pin Multiplex Function Select<br>Selects TIOCA1 function<br>0: Specifies P34 as output compare output and input capture<br>1: Specifies P35 as input capture input and P34 as output compare |
| 1   | TPUMS0A  | 0             | R/W | TPU I/O Pin Multiplex Function Select<br>Selects TIOCA0 function<br>0: Specifies P30 as output compare output and input capture<br>1: Specifies P31 as input capture input and P30 as output compare |
| 0   | TPUMS0B  | 0             | R/W | TPU I/O Pin Multiplex Function Select<br>Selects TIOCC0 function<br>0: Specifies P32 as output compare output and input capture<br>1: Specifies P33 as input capture input and P32 as output compare |

### 8.3.7 Port Function Control Register B (PFCRB)

PFCRB selects the input pins for  $\overline{\text{IRQ11}}$  to  $\overline{\text{IRQ8}}$ .

| Bit           | 7   | 6   | 5   | 4   | 3     | 2     | 1    | 0    |
|---------------|-----|-----|-----|-----|-------|-------|------|------|
| Bit Name      | —   | —   | —   | —   | ITS11 | ITS10 | ITS9 | ITS8 |
| Initial Value | 0   | 0   | 0   | 0   | 0     | 0     | 0    | 0    |
| R/W           | R/W | R/W | R/W | R/W | R/W   | R/W   | R/W  | R/W  |

| Bit    | Bit Name | Initial Value | R/W | Description  |
|--------|----------|---------------|-----|--|
| 7 to 4 | —        | All 0         | R/W | Reserved<br>These bits are always read as 0. The write value should always be 0.   |
| 3      | ITS11    | 0             | R/W | $\overline{\text{IRQ11}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ11}}$ .<br>0: Selects pin P23 as $\overline{\text{IRQ11}}$ -A input<br>1: Selects pin P63 as $\overline{\text{IRQ11}}$ -B input |
| 2      | ITS10    | 0             | R/W | $\overline{\text{IRQ10}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ10}}$ .<br>0: Selects pin P22 as $\overline{\text{IRQ10}}$ -A input<br>1: Selects pin P62 as $\overline{\text{IRQ10}}$ -B input |
| 1      | ITS9     | 0             | R/W | $\overline{\text{IRQ9}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ9}}$ .<br>0: Selects pin P21 as $\overline{\text{IRQ9}}$ -A input<br>1: Selects pin P61 as $\overline{\text{IRQ9}}$ -B input     |
| 0      | ITS8     | 0             | R/W | $\overline{\text{IRQ8}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ8}}$ .<br>0: Selects pin P20 as $\overline{\text{IRQ8}}$ -A input<br>1: Selects pin P60 as $\overline{\text{IRQ8}}$ -B input     |

### 8.3.8 Port Function Control Register C (PFCRC)

PFCRC selects input pins for  $\overline{\text{IRQ7}}$  to  $\overline{\text{IRQ0}}$ .

|               |      |      |      |      |      |      |      |      |
|---------------|------|------|------|------|------|------|------|------|
| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | ITS7 | ITS6 | ITS5 | ITS4 | ITS3 | ITS2 | ITS1 | ITS0 |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | ITS7     | 0             | R/W | $\overline{\text{IRQ7}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ7}}$ .<br>0: Selects pin P17 as $\overline{\text{IRQ7}}$ -A input<br>1: Selects pin P57 as $\overline{\text{IRQ7}}$ -B output |
| 6   | ITS6     | 0             | R/W | $\overline{\text{IRQ6}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ6}}$ .<br>0: Selects pin P16 as $\overline{\text{IRQ6}}$ -A input<br>1: Selects pin P56 as $\overline{\text{IRQ6}}$ -B output |
| 5   | ITS5     | 0             | R/W | $\overline{\text{IRQ5}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ5}}$ .<br>0: Selects pin P15 as $\overline{\text{IRQ5}}$ -A input<br>1: Selects pin P55 as $\overline{\text{IRQ5}}$ -B output |
| 4   | ITS4     | 0             | R/W | $\overline{\text{IRQ4}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ4}}$ .<br>0: Selects pin P14 as $\overline{\text{IRQ4}}$ -A input<br>1: Selects pin P54 as $\overline{\text{IRQ4}}$ -B output |
| 3   | ITS3     | 0             | R/W | $\overline{\text{IRQ3}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ3}}$ .<br>0: Selects pin P13 as $\overline{\text{IRQ3}}$ -A input<br>1: Selects pin P53 as $\overline{\text{IRQ3}}$ -B output |
| 2   | ITS2     | 0             | R/W | $\overline{\text{IRQ2}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ2}}$ .<br>0: Selects pin P12 as $\overline{\text{IRQ2}}$ -A input<br>1: Selects pin P52 as $\overline{\text{IRQ2}}$ -B output |
| 1   | ITS1     | 0             | R/W | $\overline{\text{IRQ1}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ1}}$ .<br>0: Selects pin P11 as $\overline{\text{IRQ1}}$ -A input<br>1: Selects pin P51 as $\overline{\text{IRQ1}}$ -B output |
| 0   | ITS0     | 0             | R/W | $\overline{\text{IRQ0}}$ Pin Select<br>Selects an input pin for $\overline{\text{IRQ0}}$ .<br>0: Selects pin P10 as $\overline{\text{IRQ0}}$ -A input<br>1: Selects pin P50 as $\overline{\text{IRQ0}}$ -B output |

## 8.4 Usage Notes

### 8.4.1 Notes on Input Buffer Control Register (ICR) Setting

- When changing the ICR setting, the LSI may malfunction due to an edge that is internally generated according to the pin states. To change the ICR setting, fix the pin high or disable the input function by setting the peripheral module allocated to the corresponding pin.
- If an input is enabled by setting ICR while multiple input functions are assigned to the pin, the pin state is reflected in all the inputs. Care must be taken for each module settings for unused input functions.
- When a pin is used as an output, data to be output from the pin will be latched as the pin state if the input by the ICR setting is enabled. To use the pin as an output, disable the input function for the pin by setting ICR.

### 8.4.2 Notes on Port Function Control Register (PFCR) Settings

- The port function controller controls the I/O ports. To set the input/output to each pin, select the input/output destination and then enable input/output.
- When changing the input pin, an edge may be generated if the previous pin level differs from the pin level after the change, causing an unintended malfunction. To change the input pin, follow the procedure below.
  - (1) Disable the input function by the setting of the peripheral module corresponding to the pin to be changed.
  - (2) Select the input pin by the setting of PFCR.
  - (3) Enable the input function by the setting of the peripheral module corresponding to the pin to be changed.
- If a pin function has both a selection bit that modifies the input/output destination and an enable bit that enables the pin function, first specify the input/output destination by the selection bit and then enable the pin function by the enable bit.



# Section 9 16-Bit Timer Pulse Unit (TPU)

This LSI has an on-chip 16-bit timer pulse unit (TPU) that comprises six 16-bit timer channels.

Tables 9.1 lists the 16-bit timer unit functions and figure 9.1 is a block diagram.

## 9.1 Features

- Maximum 16-pulse input/output
- Selection of eight counter input clocks for each channel
- The following operations can be set for each channel:
  - Waveform output at compare match
  - Input capture function
  - Counter clear operation
  - Synchronous operations:
    - Multiple timer counters (TCNT) can be written to simultaneously
    - Simultaneous clearing by compare match and input capture possible
    - Simultaneous input/output for registers possible by counter synchronous operation
    - Maximum of 15-phase PWM output possible by combination with synchronous operation
- Buffer operation settable for channels 0 and 3
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5
- Cascaded operation
- Fast access via internal 16-bit bus
- 26 interrupt sources
- Automatic transfer of register data
- Programmable pulse generator (PPG) output trigger can be generated
- Conversion start trigger for the A/D converter can be generated
- Module stop mode can be set


**Table 9.1 TPU Functions**

| Item                                   |                         | Channel 0    | Channel 1     | Channel 2      | Channel 3      | Channel 4      | Channel 5     |         |
|--|-------------------------|--------------|---------------|----------------|----------------|----------------|---------------|---------|
| Count clock                            |                         | P $\phi$ /1  | P $\phi$ /1   | P $\phi$ /1    | P $\phi$ /1    | P $\phi$ /1    | P $\phi$ /1   |         |
|  |                         | P $\phi$ /4  | P $\phi$ /4   | P $\phi$ /4    | P $\phi$ /4    | P $\phi$ /4    | P $\phi$ /4   |         |
|  |                         | P $\phi$ /16 | P $\phi$ /16  | P $\phi$ /16   | P $\phi$ /16   | P $\phi$ /16   | P $\phi$ /16  |         |
|  |                         | P $\phi$ /64 | P $\phi$ /64  | P $\phi$ /64   | P $\phi$ /64   | P $\phi$ /64   | P $\phi$ /64  |         |
|  |                         | TCLKA        | P $\phi$ /256 | P $\phi$ /1024 | P $\phi$ /256  | P $\phi$ /1024 | P $\phi$ /256 |         |
|  |                         | TCLKB        | TCLKA         | TCLKA          | P $\phi$ /1024 | TCLKA          | TCLKA         |         |
|  |                         | TCLKC        | TCLKB         | TCLKB          | P $\phi$ /4096 | TCLKC          | TCLKC         |         |
|  | TCLKD                   | TCNT2        | TCLKC         | TCLKA          | TCNT5          | TCLKD          |               |         |
| General registers<br>(TGR)             |                         | TGRA_0       | TGRA_1        | TGRA_2         | TGRA_3         | TGRA_4         | TGRA_5        |         |
|  |                         | TGRB_0       | TGRB_1        | TGRB_2         | TGRB_3         | TGRB_4         | TGRB_5        |         |
| General registers/<br>buffer registers |                         | TGRC_0       | —             | —              | TGRC_3         | —              | —             |         |
|  |                         | TGRD_0       |               |                | TGRD_3         |                |               |         |
| I/O pins                               |                         | TIOCA0       | TIOCA1        | TIOCA2         | TIOCA3         | TIOCA4         | TIOCA5        |         |
|  |                         | TIOCB0       | TIOCB1        | TIOCB2         | TIOCB3         | TIOCB4         | TIOCB5        |         |
|  |                         | TIOCC0       |               |                | TIOCC3         |                |               |         |
|  |                         | TIOCD0       |               |                | TIOCD3         |                |               |         |
| Counter clear function                 |                         | TGR          | TGR           | TGR            | TGR            | TGR            | TGR           |         |
|  |                         | compare      | compare       | compare        | compare        | compare        | compare       |         |
|  |                         | match or     | match or      | match or       | match or       | match or       | match or      |         |
|  |                         | input        | input         | input          | input          | input          | input         |         |
|  |                         | capture      | capture       | capture        | capture        | capture        | capture       |         |
|  | Compare match<br>output | 0 output     | O             | O              | O              | O              | O             | O       |
|  |                         | 1 output     | O             | O              | O              | O              | O             | O       |
| Toggle<br>output                       |                         | O            | O             | O              | O              | O              | O             |         |
| Input capture function                 | O                       | O            | O             | O              | O              | O              |               |         |
| Synchronous operation                  | O                       | O            | O             | O              | O              | O              |               |         |
| PWM mode                               | O                       | O            | O             | O              | O              | O              |               |         |
| Phase counting mode                    | —                       | O            | O             | —              | O              | O              |               |         |
| Buffer operation                       | O                       | —            | —             | O              | —              | —              |               |         |
| DTC activation                         |                         | TGR          | TGR           | TGR            | TGR            | TGR            | TGR           |         |
|  |                         | compare      | compare       | compare        | compare        | compare        | compare       |         |
|  |                         | match or     | match or      | match or       | match or       | match or       | match or      |         |
|  |                         | input        | input         | input          | input          | input          | input         |         |
|  |                         | capture      | capture       | capture        | capture        | capture        | capture       |         |
|  | A/D converter trigger   |              | TGRA_0        | TGRA_1         | TGRA_2         | TGRA_3         | TGRA_4        | TGRA_5  |
|  |                         |              | compare       | compare        | compare        | compare        | compare       | compare |
|  |                         | match or     | match or      | match or       | match or       | match or       | match or      |         |
|  |                         | input        | input         | input          | input          | input          | input         |         |
|  |                         | capture      | capture       | capture        | capture        | capture        | capture       |         |
|  |                         |              |               |                |                |                |               |         |

| Item              | Channel 0   | Channel 1  | Channel 2  | Channel 3   | Channel 4  | Channel 5  |
|-------------------|---|--|--|---|--|--|
| PPG trigger       | TGRA_0/<br>TGRB_0<br>compare<br>match or<br>input<br>capture  | TGRA_1/<br>TGRB_1<br>compare<br>match or<br>input<br>capture   | TGRA_2/<br>TGRB_2<br>compare<br>match or<br>input<br>capture   | TGRA_3/<br>TGRB_3<br>compare<br>match or<br>input<br>capture  | —  | —  |
| Interrupt sources | 5 sources<br>Compare<br>match or<br>input<br>capture 0A<br>Compare<br>match or<br>input<br>capture 0B<br>Compare<br>match or<br>input<br>capture 0C<br>Compare<br>match or<br>input<br>capture 0D<br>Overflow | 4 sources<br>Compare<br>match or<br>input<br>capture 1A<br>Compare<br>match or<br>input<br>capture 1B<br>Overflow<br>Underflow | 4 sources<br>Compare<br>match or<br>input<br>capture 2A<br>Compare<br>match or<br>input<br>capture 2B<br>Overflow<br>Underflow | 5 sources<br>Compare<br>match or<br>input<br>capture 3A<br>Compare<br>match or<br>input<br>capture 3B<br>Compare<br>match or<br>input<br>capture 3C<br>Compare<br>match or<br>input<br>capture 3D<br>Overflow | 4 sources<br>Compare<br>match or<br>input<br>capture 4A<br>Compare<br>match or<br>input<br>capture 4B<br>Overflow<br>Underflow | 4 sources<br>Compare<br>match or<br>input<br>capture 5A<br>Compare<br>match or<br>input<br>capture 5B<br>Overflow<br>Underflow |

[Legend]

- : Possible
- : Not possible



**Figure 9.1 Block Diagram of TPU**

## 9.2 Input/Output Pins

Table 9.3 shows TPU pin configurations.

**Table 9.2 Pin Configuration**

| Channel | Symbol | I/O   | Function  |
|---------|--------|-------|---|
| All     | TCLKA  | Input | External clock A input pin<br>(Channel 1 and 5 phase counting mode A phase input) |
|         | TCLKB  | Input | External clock B input pin<br>(Channel 1 and 5 phase counting mode B phase input) |
|         | TCLKC  | Input | External clock C input pin<br>(Channel 2 and 4 phase counting mode A phase input) |
|         | TCLKD  | Input | External clock D input pin<br>(Channel 2 and 4 phase counting mode B phase input) |
| 0       | TIOCA0 | I/O   | TGRA_0 input capture input/output compare output/PWM output pin                   |
|         | TIOCB0 | I/O   | TGRB_0 input capture input/output compare output/PWM output pin                   |
|         | TIOCC0 | I/O   | TGRC_0 input capture input/output compare output/PWM output pin                   |
|         | TIOCD0 | I/O   | TGRD_0 input capture input/output compare output/PWM output pin                   |
| 1       | TIOCA1 | I/O   | TGRA_1 input capture input/output compare output/PWM output pin                   |
|         | TIOCB1 | I/O   | TGRB_1 input capture input/output compare output/PWM output pin                   |
| 2       | TIOCA2 | I/O   | TGRA_2 input capture input/output compare output/PWM output pin                   |
|         | TIOCB2 | I/O   | TGRB_2 input capture input/output compare output/PWM output pin                   |
| 3       | TIOCA3 | I/O   | TGRA_3 input capture input/output compare output/PWM output pin                   |
|         | TIOCB3 | I/O   | TGRB_3 input capture input/output compare output/PWM output pin                   |
|         | TIOCC3 | I/O   | TGRC_3 input capture input/output compare output/PWM output pin                   |
|         | TIOCD3 | I/O   | TGRD_3 input capture input/output compare output/PWM output pin                   |
| 4       | TIOCA4 | I/O   | TGRA_4 input capture input/output compare output/PWM output pin                   |
|         | TIOCB4 | I/O   | TGRB_4 input capture input/output compare output/PWM output pin                   |
| 5       | TIOCA5 | I/O   | TGRA_5 input capture input/output compare output/PWM output pin                   |
|         | TIOCB5 | I/O   | TGRB_5 input capture input/output compare output/PWM output pin                   |

## 9.3 Register Descriptions

The TPU has the following registers in each channel.

- Channel 0
  - Timer control register\_0 (TCR\_0)
  - Timer mode register\_0 (TMDR\_0)
  - Timer I/O control register H\_0 (TIORH\_0)
  - Timer I/O control register L\_0 (TIORL\_0)
  - Timer interrupt enable register\_0 (TIER\_0)
  - Timer status register\_0 (TSR\_0)
  - Timer counter\_0 (TCNT\_0)
  - Timer general register A\_0 (TGRA\_0)
  - Timer general register B\_0 (TGRB\_0)
  - Timer general register C\_0 (TGRC\_0)
  - Timer general register D\_0 (TGRD\_0)
- Channel 1
  - Timer control register\_1 (TCR\_1)
  - Timer mode register\_1 (TMDR\_1)
  - Timer I/O control register\_1 (TIOR\_1)
  - Timer interrupt enable register\_1 (TIER\_1)
  - Timer status register\_1 (TSR\_1)
  - Timer counter\_1 (TCNT\_1)
  - Timer general register A\_1 (TGRA\_1)
  - Timer general register B\_1 (TGRB\_1)
- Channel 2
  - Timer control register\_2 (TCR\_2)
  - Timer mode register\_2 (TMDR\_2)
  - Timer I/O control register\_2 (TIOR\_2)
  - Timer interrupt enable register\_2 (TIER\_2)
  - Timer status register\_2 (TSR\_2)
  - Timer counter\_2 (TCNT\_2)
  - Timer general register A\_2 (TGRA\_2)
  - Timer general register B\_2 (TGRB\_2)

- Channel 3
  - Timer control register\_3 (TCR\_3)
  - Timer mode register\_3 (TMDR\_3)
  - Timer I/O control register H\_3 (TIORH\_3)
  - Timer I/O control register L\_3 (TIORL\_3)
  - Timer interrupt enable register\_3 (TIER\_3)
  - Timer status register\_3 (TSR\_3)
  - Timer counter\_3 (TCNT\_3)
  - Timer general register A\_3 (TGRA\_3)
  - Timer general register B\_3 (TGRB\_3)
  - Timer general register C\_3 (TGRC\_3)
  - Timer general register D\_3 (TGRD\_3)
- Channel 4
  - Timer control register\_4 (TCR\_4)
  - Timer mode register\_4 (TMDR\_4)
  - Timer I/O control register \_4 (TIOR\_4)
  - Timer interrupt enable register\_4 (TIER\_4)
  - Timer status register\_4 (TSR\_4)
  - Timer counter\_4 (TCNT\_4)
  - Timer general register A\_4 (TGRA\_4)
  - Timer general register B\_4 (TGRB\_4)
- Channel 5
  - Timer control register\_5 (TCR\_5)
  - Timer mode register\_5 (TMDR\_5)
  - Timer I/O control register\_5 (TIOR\_5)
  - Timer interrupt enable register\_5 (TIER\_5)
  - Timer status register\_5 (TSR\_5)
  - Timer counter\_5 (TCNT\_5)
  - Timer general register A\_5 (TGRA\_5)
  - Timer general register B\_5 (TGRB\_5)
- Common Registers
  - Timer start register (TSTR)
  - Timer synchronous register (TSYR)

### 9.3.1 Timer Control Register (TCR)

TCR controls the TCNT operation for each channel. The TPU has a total of six TCR registers, one for each channel. TCR register settings should be made only while TCNT operation is stopped.

|               |       |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| Bit Name      | CCLR2 | CCLR1 | CCLR0 | CKEG1 | CKEG0 | TPSC2 | TPSC1 | TPSC0 |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | CCLR2    | 0             | R/W | Counter Clear 2 to 0  |
| 6   | CCLR1    | 0             | R/W | These bits select the TCNT counter clearing source. See tables 9.3 and 9.4 for details.   |
| 5   | CCLR0    | 0             | R/W |   |
| 4   | CKEG1    | 0             | R/W | Clock Edge 1 and 0  |
| 3   | CKEG0    | 0             | R/W | These bits select the input clock edge. For details, see table 9.5. When the input clock is counted using both edges, the input clock period is halved (e.g. $P\phi/4$ both edges = $P\phi/2$ rising edge). If phase counting mode is used on channels 1, 2, 4, and 5, this setting is ignored and the phase counting mode setting has priority. Internal clock edge selection is valid when the input clock is $P\phi/4$ or slower. This setting is ignored if the input clock is $P\phi/1$ , or when overflow/underflow of another channel is selected. |
| 2   | TPSC2    | 0             | R/W | Timer Prescaler 2 to 0  |
| 1   | TPSC1    | 0             | R/W | These bits select the TCNT counter clock. The clock source can be selected independently for each channel. See tables 9.6 to 9.11 for details. To select the external clock as the clock source, the DDR bit and ICR bit for the corresponding pin should be set to 0 and 1, respectively. For details, see section 8, I/O Ports.   |
| 0   | TPSC0    | 0             | R/W |   |

**Table 9.3 CCLR2 to CCLR0 (Channels 0 and 3)**

| Channel | Bit 7<br>CCLR2 | Bit 6<br>CCLR1 | Bit 5<br>CCLR0 | Description  |
|---------|----------------|----------------|----------------|--|
| 0, 3    | 0              | 0              | 0              | TCNT clearing disabled   |
|         | 0              | 0              | 1              | TCNT cleared by TGRA compare match/input capture   |
|         | 0              | 1              | 0              | TCNT cleared by TGRB compare match/input capture   |
|         | 0              | 1              | 1              | TCNT cleared by counter clearing for another channel performing synchronous clearing/<br>synchronous operation* <sup>1</sup> |
|         | 1              | 0              | 0              | TCNT clearing disabled   |
|         | 1              | 0              | 1              | TCNT cleared by TGRC compare match/input capture* <sup>2</sup>   |
|         | 1              | 1              | 0              | TCNT cleared by TGRD compare match/input capture* <sup>2</sup>   |
|         | 1              | 1              | 1              | TCNT cleared by counter clearing for another channel performing synchronous clearing/<br>synchronous operation* <sup>1</sup> |

- Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.  
2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

**Table 9.4 CCLR2 to CCLR0 (Channels 1, 2, 4, and 5)**

| Channel    | Bit 7<br>Reserved<br>* <sup>2</sup> | Bit 6<br>CCLR1 | Bit 5<br>CCLR0 | Description  |
|------------|-------------------------------------|----------------|----------------|--|
| 1, 2, 4, 5 | 0                                   | 0              | 0              | TCNT clearing disabled   |
|            | 0                                   | 0              | 1              | TCNT cleared by TGRA compare match/input capture   |
|            | 0                                   | 1              | 0              | TCNT cleared by TGRB compare match/input capture   |
|            | 0                                   | 1              | 1              | TCNT cleared by counter clearing for another channel performing synchronous clearing/<br>synchronous operation* <sup>1</sup> |

- Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.  
2. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot be modified.

**Table 9.5 Input Clock Edge Selection**

| Clock Edge Selection |       | Input Clock             |                         |
|----------------------|-------|-------------------------|-------------------------|
| CKEG1                | CKEG0 | Internal Clock          | External Clock          |
| 0                    | 0     | Counted at falling edge | Counted at rising edge  |
| 0                    | 1     | Counted at rising edge  | Counted at falling edge |
| 1                    | X     | Counted at both edges   | Counted at both edges   |

[Legend]

X: Don't care

**Table 9.6 TPSC2 to TPSC0 (Channel 0)**

| Channel | Bit 2<br>TPSC2 | Bit 1<br>TPSC1 | Bit 0<br>TPSC0 | Description                               |
|---------|----------------|----------------|----------------|---|
| 0       | 0              | 0              | 0              | Internal clock: counts on P $\phi$ /1     |
|         | 0              | 0              | 1              | Internal clock: counts on P $\phi$ /4     |
|         | 0              | 1              | 0              | Internal clock: counts on P $\phi$ /16    |
|         | 0              | 1              | 1              | Internal clock: counts on P $\phi$ /64    |
|         | 1              | 0              | 0              | External clock: counts on TCLKA pin input |
|         | 1              | 0              | 1              | External clock: counts on TCLKB pin input |
|         | 1              | 1              | 0              | External clock: counts on TCLKC pin input |
|         | 1              | 1              | 1              | External clock: counts on TCLKD pin input |

**Table 9.7 TPSC2 to TPSC0 (Channel 1)**

| Channel | Bit 2<br>TPSC2 | Bit 1<br>TPSC1 | Bit 0<br>TPSC0 | Description                               |
|---------|----------------|----------------|----------------|---|
| 1       | 0              | 0              | 0              | Internal clock: counts on P $\phi$ /1     |
|         | 0              | 0              | 1              | Internal clock: counts on P $\phi$ /4     |
|         | 0              | 1              | 0              | Internal clock: counts on P $\phi$ /16    |
|         | 0              | 1              | 1              | Internal clock: counts on P $\phi$ /64    |
|         | 1              | 0              | 0              | External clock: counts on TCLKA pin input |
|         | 1              | 0              | 1              | External clock: counts on TCLKB pin input |
|         | 1              | 1              | 0              | Internal clock: counts on P $\phi$ /256   |
|         | 1              | 1              | 1              | Counts on TCNT2 overflow/underflow        |

Note: This setting is ignored when channel 1 is in phase counting mode.

**Table 9.8 TPSC2 to TPSC0 (Channel 2)**

| Channel | Bit 2<br>TPSC2 | Bit 1<br>TPSC1 | Bit 0<br>TPSC0 | Description                               |
|---------|----------------|----------------|----------------|---|
| 2       | 0              | 0              | 0              | Internal clock: counts on P $\phi$ /1     |
|         | 0              | 0              | 1              | Internal clock: counts on P $\phi$ /4     |
|         | 0              | 1              | 0              | Internal clock: counts on P $\phi$ /16    |
|         | 0              | 1              | 1              | Internal clock: counts on P $\phi$ /64    |
|         | 1              | 0              | 0              | External clock: counts on TCLKA pin input |
|         | 1              | 0              | 1              | External clock: counts on TCLKB pin input |
|         | 1              | 1              | 0              | External clock: counts on TCLKC pin input |
|         | 1              | 1              | 1              | Internal clock: counts on P $\phi$ /1024  |

Note: This setting is ignored when channel 2 is in phase counting mode.

**Table 9.9 TPSC2 to TPSC0 (Channel 3)**

| Channel | Bit 2<br>TPSC2 | Bit 1<br>TPSC1 | Bit 0<br>TPSC0 | Description                               |
|---------|----------------|----------------|----------------|---|
| 3       | 0              | 0              | 0              | Internal clock: counts on P $\phi$ /1     |
|         | 0              | 0              | 1              | Internal clock: counts on P $\phi$ /4     |
|         | 0              | 1              | 0              | Internal clock: counts on P $\phi$ /16    |
|         | 0              | 1              | 1              | Internal clock: counts on P $\phi$ /64    |
|         | 1              | 0              | 0              | External clock: counts on TCLKA pin input |
|         | 1              | 0              | 1              | Internal clock: counts on P $\phi$ /1024  |
|         | 1              | 1              | 0              | Internal clock: counts on P $\phi$ /256   |
|         | 1              | 1              | 1              | Internal clock: counts on P $\phi$ /4096  |

**Table 9.10 TPSC2 to TPSC0 (Channel 4)**

| Channel | Bit 2<br>TPSC2 | Bit 1<br>TPSC1 | Bit 0<br>TPSC0 | Description                               |
|---------|----------------|----------------|----------------|---|
| 4       | 0              | 0              | 0              | Internal clock: counts on P $\phi$ /1     |
|         | 0              | 0              | 1              | Internal clock: counts on P $\phi$ /4     |
|         | 0              | 1              | 0              | Internal clock: counts on P $\phi$ /16    |
|         | 0              | 1              | 1              | Internal clock: counts on P $\phi$ /64    |
|         | 1              | 0              | 0              | External clock: counts on TCLKA pin input |
|         | 1              | 0              | 1              | External clock: counts on TCLKC pin input |
|         | 1              | 1              | 0              | Internal clock: counts on P $\phi$ /1024  |
|         | 1              | 1              | 1              | Counts on TCNT5 overflow/underflow        |

Note: This setting is ignored when channel 4 is in phase counting mode.

**Table 9.11 TPSC2 to TPSC0 (Channel 5)**

| Channel | Bit 2<br>TPSC2 | Bit 1<br>TPSC1 | Bit 0<br>TPSC0 | Description                               |
|---------|----------------|----------------|----------------|---|
| 5       | 0              | 0              | 0              | Internal clock: counts on P $\phi$ /1     |
|         | 0              | 0              | 1              | Internal clock: counts on P $\phi$ /4     |
|         | 0              | 1              | 0              | Internal clock: counts on P $\phi$ /16    |
|         | 0              | 1              | 1              | Internal clock: counts on P $\phi$ /64    |
|         | 1              | 0              | 0              | External clock: counts on TCLKA pin input |
|         | 1              | 0              | 1              | External clock: counts on TCLKC pin input |
|         | 1              | 1              | 0              | Internal clock: counts on P $\phi$ /256   |
|         | 1              | 1              | 1              | External clock: counts on TCLKD pin input |

Note: This setting is ignored when channel 5 is in phase counting mode.

### 9.3.2 Timer Mode Register (TMDR)

TMDR sets the operating mode for each channel. The TPU has six TMDR registers, one for each channel. TMDR register settings should be made only while TCNT operation is stopped.

| Bit           | 7 | 6 | 5   | 4   | 3   | 2   | 1   | 0   |
|---------------|---|---|-----|-----|-----|-----|-----|-----|
| Bit Name      | — | — | BFB | BFA | MD3 | MD2 | MD1 | MD0 |
| Initial Value | 1 | 1 | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W           | R | R | R/W | R/W | R/W | R/W | R/W | R/W |

| Bit  | Bit Name | Initial Value | R/W | Description  |
|------|----------|---------------|-----|--|
| 7, 6 | —        | All 1         | R   | Reserved<br>These are read-only bits and cannot be modified.   |
| 5    | BFB      | 0             | R/W | Buffer Operation B<br>Specifies whether TGRB is to normally operate, or TGRB and TGRD are to be used together for buffer operation. When TGRD is used as a buffer register, TGRD input capture/output compare is not generated.<br>In channels 1, 2, 4, and 5, which have no TGRD, bit 5 is reserved. It is always read as 0 and cannot be modified.<br>0: TGRB operates normally<br>1: TGRB and TGRD used together for buffer operation |
| 4    | BFA      | 0             | R/W | Buffer Operation A<br>Specifies whether TGRA is to normally operate, or TGRA and TGRC are to be used together for buffer operation. When TGRC is used as a buffer register, TGRC input capture/output compare is not generated.<br>In channels 1, 2, 4, and 5, which have no TGRC, bit 4 is reserved. It is always read as 0 and cannot be modified.<br>0: TGRA operates normally<br>1: TGRA and TGRC used together for buffer operation |
| 3    | MD3      | 0             | R/W | Modes 3 to 0   |
| 2    | MD2      | 0             | R/W | Set the timer operating mode.  |
| 1    | MD1      | 0             | R/W | MD3 is a reserved bit. The write value should always be 0. See table 9.12 for details.   |
| 0    | MD0      | 0             | R/W |  |

**Table 9.12 MD3 to MD0**

| <b>Bit 3</b><br><b>MD3*<sup>1</sup></b> | <b>Bit 2</b><br><b>MD2*<sup>2</sup></b> | <b>Bit 1</b><br><b>MD1</b> | <b>Bit 0</b><br><b>MD0</b> | <b>Description</b>    |
|---|---|----------------------------|----------------------------|-----------------------|
| 0                                       | 0                                       | 0                          | 0                          | Normal operation      |
| 0                                       | 0                                       | 0                          | 1                          | Reserved              |
| 0                                       | 0                                       | 1                          | 0                          | PWM mode 1            |
| 0                                       | 0                                       | 1                          | 1                          | PWM mode 2            |
| 0                                       | 1                                       | 0                          | 0                          | Phase counting mode 1 |
| 0                                       | 1                                       | 0                          | 1                          | Phase counting mode 2 |
| 0                                       | 1                                       | 1                          | 0                          | Phase counting mode 3 |
| 0                                       | 1                                       | 1                          | 1                          | Phase counting mode 4 |
| 1                                       | X                                       | X                          | X                          | —                     |

[Legend]

X: Don't care

- Notes: 1. MD3 is a reserved bit. The write value should always be 0.  
 2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should always be written to MD2.

### 9.3.3 Timer I/O Control Register (TIOR)

TIOR controls TGR. The TPU has eight TIOR registers, two each for channels 0 and 3, and one each for channels 1, 2, 4, and 5. Care is required since TIOR is affected by the TMDR setting.

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

To designate the input capture pin in TIOR, the DDR bit and ICR bit for the corresponding pin should be set to 0 and 1, respectively. For details, see section 8, I/O Ports.

- TIORH\_0, TIOR\_1, TIOR\_2, TIORH\_3, TIOR\_4, TIOR\_5

|               |      |      |      |      |      |      |      |      |
|---------------|------|------|------|------|------|------|------|------|
| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | IOB3 | IOB2 | IOB1 | IOB0 | IOA3 | IOA2 | IOA1 | IOA0 |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |

- TIORL\_0, TORL\_3

|               |      |      |      |      |      |      |      |      |
|---------------|------|------|------|------|------|------|------|------|
| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | IOD3 | IOD2 | IOD1 | IOD0 | IOC3 | IOC2 | IOC1 | IOC0 |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |

- TIORH\_0, TIOR\_1, TIOR\_2, TIORH\_3, TIOR\_4, TIOR\_5

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | IOB3     | 0             | R/W | I/O Control B3 to B0  |
| 6   | IOB2     | 0             | R/W | Specify the function of TGRB.                                   |
| 5   | IOB1     | 0             | R/W | For details, see tables 9.13, 9.15, 9.16, 9.17, 9.19, and 9.20. |
| 4   | IOB0     | 0             | R/W |   |
| 3   | IOA3     | 0             | R/W | I/O Control A3 to A0  |
| 2   | IOA2     | 0             | R/W | Specify the function of TGRA.                                   |
| 1   | IOA1     | 0             | R/W | For details, see tables 9.21, 9.23, 9.24, 9.25, 9.27, and 9.28. |
| 0   | IOA0     | 0             | R/W |   |

- TIORL\_0, TIORL\_3:

| Bit | Bit Name | Initial Value | R/W | Description                             |
|-----|----------|---------------|-----|---|
| 7   | IOD3     | 0             | R/W | I/O Control D3 to D0                    |
| 6   | IOD2     | 0             | R/W | Specify the function of TGRD.           |
| 5   | IOD1     | 0             | R/W | For details, see tables 9.14, and 9.18. |
| 4   | IOD0     | 0             | R/W |   |
| 3   | IOC3     | 0             | R/W | I/O Control C3 to C0                    |
| 2   | IOC2     | 0             | R/W | Specify the function of TGRC.           |
| 1   | IOC1     | 0             | R/W | For details, see tables 9.22, and 9.26. |
| 0   | IOC0     | 0             | R/W |   |

**Table 9.13 TIORH\_0**

|               |               |               |               | Description                   |   |
|---------------|---------------|---------------|---------------|-------------------------------|---|
| Bit 7<br>IOB3 | Bit 6<br>IOB2 | Bit 5<br>IOB1 | Bit 4<br>IOB0 | TGRB_0<br>Function            | TIOCB0 Pin Function   |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register | Output disabled   |
| 0             | 0             | 0             | 1             |                               | Initial output is 0 output<br>0 output at compare match                                       |
| 0             | 0             | 1             | 0             |                               | Initial output is 0 output<br>1 output at compare match                                       |
| 0             | 0             | 1             | 1             |                               | Initial output is 0 output<br>Toggle output at compare match                                  |
| 0             | 1             | 0             | 0             |                               | Output disabled   |
| 0             | 1             | 0             | 1             |                               | Initial output is 1 output<br>0 output at compare match                                       |
| 0             | 1             | 1             | 0             |                               | Initial output is 1 output<br>1 output at compare match                                       |
| 0             | 1             | 1             | 1             |                               | Initial output is 1 output<br>Toggle output at compare match                                  |
| 1             | 0             | 0             | 0             | Input<br>capture<br>register  | Capture input source is TIOCB0 pin<br>Input capture at rising edge                            |
| 1             | 0             | 0             | 1             |                               | Capture input source is TIOCB0 pin<br>Input capture at falling edge                           |
| 1             | 0             | 1             | x             |                               | Capture input source is TIOCB0 pin<br>Input capture at both edges                             |
| 1             | 1             | x             | x             |                               | Capture input source is channel 1/count clock<br>Input capture at TCNT_1 count-up/count-down* |

[Legend]

X: Don't care

Note: When bits TPSC2 to TPSC0 in TCR\_1 are set to B'000 and P<sub>φ</sub>/1 is used as the TCNT\_1 count clock, this setting is invalid and input capture is not generated.

**Table 9.14 TIORL\_0**

|               |               |               |               | Description                                 |  |  |
|---------------|---------------|---------------|---------------|---|--|--|
| Bit 7<br>IOD3 | Bit 6<br>IOD2 | Bit 5<br>IOD1 | Bit 4<br>IOD0 | TGRD_0<br>Function                          | TIOCD0 Pin Function  |  |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register* <sup>2</sup> | Output disabled  |  |
| 0             | 0             | 0             | 1             |   | Initial output is 0 output<br>0 output at compare match      |  |
| 0             | 0             | 1             | 0             |   | Initial output is 0 output<br>1 output at compare match      |  |
| 0             | 0             | 1             | 1             |   | Initial output is 0 output<br>Toggle output at compare match |  |
| 0             | 1             | 0             | 0             |   | Output disabled  |  |
| 0             | 1             | 0             | 1             |   | Initial output is 1 output<br>0 output at compare match      |  |
| 0             | 1             | 1             | 0             |   | Initial output is 1 output<br>1 output at compare match      |  |
| 0             | 1             | 1             | 1             |   | Initial output is 1 output<br>Toggle output at compare match |  |
| 1             | 0             | 0             | 0             |   | Input<br>capture<br>register* <sup>2</sup>                   | Capture input source is TIOCD0 pin<br>Input capture at rising edge   |
| 1             | 0             | 0             | 1             |   |  | Capture input source is TIOCD0 pin<br>Input capture at falling edge  |
| 1             | 0             | 1             | X             |   |  | Capture input source is TIOCD0 pin<br>Input capture at both edges  |
| 1             | 1             | X             | X             |   |  | Capture input source is channel 1/count clock<br>Input capture at TCNT_1 count-up/count-down* <sup>1</sup> |

[Legend]

X: Don't care

- Notes:
1. When bits TPSC2 to TPSC0 in TCR\_1 are set to B'000 and P $\phi$ /1 is used as the TCNT\_1 count clock, this setting is invalid and input capture is not generated.
  2. When the BFB bit in TMDR\_0 is set to 1 and TGRD\_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

**Table 9.15 TIOR\_1**

|               |               |               |               | Description  |  |   |
|---------------|---------------|---------------|---------------|--|--|---|
| Bit 7<br>IOB3 | Bit 6<br>IOB2 | Bit 5<br>IOB1 | Bit 4<br>IOB0 | TGRB_1<br>Function   | TIOCB1 Pin Function  |   |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register  | Output disabled  |   |
| 0             | 0             | 0             | 1             |  | Initial output is 0 output<br>0 output at compare match      |   |
| 0             | 0             | 1             | 0             |  | Initial output is 0 output<br>1 output at compare match      |   |
| 0             | 0             | 1             | 1             |  | Initial output is 0 output<br>Toggle output at compare match |   |
| 0             | 1             | 0             | 0             |  | Output disabled  |   |
| 0             | 1             | 0             | 1             |  | Initial output is 1 output<br>0 output at compare match      |   |
| 0             | 1             | 1             | 0             |  | Initial output is 1 output<br>1 output at compare match      |   |
| 0             | 1             | 1             | 1             |  | Initial output is 1 output<br>Toggle output at compare match |   |
| 1             | 0             | 0             | 0             |  | Input<br>capture<br>register                                 | Capture input source is TIOCB1 pin<br>Input capture at rising edge  |
| 1             | 0             | 0             | 1             |  |  | Capture input source is TIOCB1 pin<br>Input capture at falling edge |
| 1             | 0             | 1             | X             | Capture input source is TIOCB1 pin<br>Input capture at both edges  |  |   |
| 1             | 1             | X             | X             | TGRC_0 compare match/input capture<br>Input capture at generation of TGRC_0 compare<br>match/input capture |  |   |

[Legend]

X: Don't care

**Table 9.16 TIOR\_2**

|               |               |               |               | Description                   |  |   |
|---------------|---------------|---------------|---------------|-------------------------------|--|---|
| Bit 7<br>IOB3 | Bit 6<br>IOB2 | Bit 5<br>IOB1 | Bit 4<br>IOB0 | TGRB_2<br>Function            | TIOCB2 Pin Function  |   |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register | Output disabled  |   |
| 0             | 0             | 0             | 1             |                               | Initial output is 0 output<br>0 output at compare match      |   |
| 0             | 0             | 1             | 0             |                               | Initial output is 0 output<br>1 output at compare match      |   |
| 0             | 0             | 1             | 1             |                               | Initial output is 0 output<br>Toggle output at compare match |   |
| 0             | 1             | 0             | 0             |                               | Output disabled  |   |
| 0             | 1             | 0             | 1             |                               | Initial output is 1 output<br>0 output at compare match      |   |
| 0             | 1             | 1             | 0             |                               | Initial output is 1 output<br>1 output at compare match      |   |
| 0             | 1             | 1             | 1             |                               | Initial output is 1 output<br>Toggle output at compare match |   |
| 1             | X             | 0             | 0             |                               | Input<br>capture<br>register                                 | Capture input source is TIOCB2 pin<br>Input capture at rising edge  |
| 1             | X             | 0             | 1             |                               |  | Capture input source is TIOCB2 pin<br>Input capture at falling edge |
| 1             | X             | 1             | X             |                               |  | Capture input source is TIOCB2 pin<br>Input capture at both edges   |

[Legend]

X: Don't care

**Table 9.17 TIORH\_3**

|               |               |               |               | Description                   |   |
|---------------|---------------|---------------|---------------|-------------------------------|---|
| Bit 7<br>IOB3 | Bit 6<br>IOB2 | Bit 5<br>IOB1 | Bit 4<br>IOB0 | TGRB_3<br>Function            | TIOCB3 Pin Function   |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register | Output disabled   |
| 0             | 0             | 0             | 1             |                               | Initial output is 0 output<br>0 output at compare match                                       |
| 0             | 0             | 1             | 0             |                               | Initial output is 0 output<br>1 output at compare match                                       |
| 0             | 0             | 1             | 1             |                               | Initial output is 0 output<br>Toggle output at compare match                                  |
| 0             | 1             | 0             | 0             |                               | Output disabled   |
| 0             | 1             | 0             | 1             |                               | Initial output is 1 output<br>0 output at compare match                                       |
| 0             | 1             | 1             | 0             |                               | Initial output is 1 output<br>1 output at compare match                                       |
| 0             | 1             | 1             | 1             |                               | Initial output is 1 output<br>Toggle output at compare match                                  |
| 1             | 0             | 0             | 0             | Input<br>capture<br>register  | Capture input source is TIOCB3 pin<br>Input capture at rising edge                            |
| 1             | 0             | 0             | 1             |                               | Capture input source is TIOCB3 pin<br>Input capture at falling edge                           |
| 1             | 0             | 1             | x             |                               | Capture input source is TIOCB3 pin<br>Input capture at both edges                             |
| 1             | 1             | x             | x             |                               | Capture input source is channel 4/count clock<br>Input capture at TCNT_4 count-up/count-down* |

[Legend]

X: Don't care

Note: When bits TPSC2 to TPSC0 in TCR\_4 are set to B'000 and P $\phi$ /1 is used as the TCNT\_4 count clock, this setting is invalid and input capture is not generated.

**Table 9.18 TIORL\_3**

|               |               |               |               | Description                                 |  |  |
|---------------|---------------|---------------|---------------|---|--|--|
| Bit 7<br>IOD3 | Bit 6<br>IOD2 | Bit 5<br>IOD1 | Bit 4<br>IOD0 | TGRD_3<br>Function                          | TIOCD3 Pin Function  |  |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register* <sup>2</sup> | Output disabled  |  |
| 0             | 0             | 0             | 1             |   | Initial output is 0 output<br>0 output at compare match      |  |
| 0             | 0             | 1             | 0             |   | Initial output is 0 output<br>1 output at compare match      |  |
| 0             | 0             | 1             | 1             |   | Initial output is 0 output<br>Toggle output at compare match |  |
| 0             | 1             | 0             | 0             |   | Output disabled  |  |
| 0             | 1             | 0             | 1             |   | Initial output is 1 output<br>0 output at compare match      |  |
| 0             | 1             | 1             | 0             |   | Initial output is 1 output<br>1 output at compare match      |  |
| 0             | 1             | 1             | 1             |   | Initial output is 1 output<br>Toggle output at compare match |  |
| 1             | 0             | 0             | 0             |   | Input<br>capture<br>register* <sup>2</sup>                   | Capture input source is TIOCD3 pin<br>Input capture at rising edge   |
| 1             | 0             | 0             | 1             |   |  | Capture input source is TIOCD3 pin<br>Input capture at falling edge  |
| 1             | 0             | 1             | x             |   |  | Capture input source is TIOCD3 pin<br>Input capture at both edges  |
| 1             | 1             | x             | x             |   |  | Capture input source is channel 4/count clock<br>Input capture at TCNT_4 count-up/count-down* <sup>1</sup> |

[Legend]

X: Don't care

- Notes:
1. When bits TPSC2 to TPSC0 in TCR\_4 are set to B'000 and P $\phi$ /1 is used as the TCNT\_4 count clock, this setting is invalid and input capture is not generated.
  2. When the BFB bit in TMDR\_3 is set to 1 and TGRD\_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

**Table 9.19 TIOR\_4**

|               |               |               |               | Description                   |  |   |
|---------------|---------------|---------------|---------------|-------------------------------|--|---|
| Bit 7<br>IOB3 | Bit 6<br>IOB2 | Bit 5<br>IOB1 | Bit 4<br>IOB0 | TGRB_4<br>Function            | TIOCB4 Pin Function  |   |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register | Output disabled  |   |
| 0             | 0             | 0             | 1             |                               | Initial output is 0 output<br>0 output at compare match      |   |
| 0             | 0             | 1             | 0             |                               | Initial output is 0 output<br>1 output at compare match      |   |
| 0             | 0             | 1             | 1             |                               | Initial output is 0 output<br>Toggle output at compare match |   |
| 0             | 1             | 0             | 0             |                               | Output disabled  |   |
| 0             | 1             | 0             | 1             |                               | Initial output is 1 output<br>0 output at compare match      |   |
| 0             | 1             | 1             | 0             |                               | Initial output is 1 output<br>1 output at compare match      |   |
| 0             | 1             | 1             | 1             |                               | Initial output is 1 output<br>Toggle output at compare match |   |
| 1             | 0             | 0             | 0             |                               | Input<br>capture<br>register                                 | Capture input source is TIOCB4 pin<br>Input capture at rising edge  |
| 1             | 0             | 0             | 1             |                               |  | Capture input source is TIOCB4 pin<br>Input capture at falling edge   |
| 1             | 0             | 1             | x             |                               |  | Capture input source is TIOCB4 pin<br>Input capture at both edges   |
| 1             | 1             | x             | x             |                               |  | Capture input source is TGRC_3 compare<br>match/input capture<br>Input capture at generation of TGRC_3 compare<br>match/input capture |

[Legend]

X: Don't care

**Table 9.20 TIOR\_5**

|               |               |               |               | Description                   |  |   |
|---------------|---------------|---------------|---------------|-------------------------------|--|---|
| Bit 7<br>IOB3 | Bit 6<br>IOB2 | Bit 5<br>IOB1 | Bit 4<br>IOB0 | TGRB_5<br>Function            | TIOCB5 Pin Function  |   |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register | Output disabled  |   |
| 0             | 0             | 0             | 1             |                               | Initial output is 0 output<br>0 output at compare match      |   |
| 0             | 0             | 1             | 0             |                               | Initial output is 0 output<br>1 output at compare match      |   |
| 0             | 0             | 1             | 1             |                               | Initial output is 0 output<br>Toggle output at compare match |   |
| 0             | 1             | 0             | 0             |                               | Output disabled  |   |
| 0             | 1             | 0             | 1             |                               | Initial output is 1 output<br>0 output at compare match      |   |
| 0             | 1             | 1             | 0             |                               | Initial output is 1 output<br>1 output at compare match      |   |
| 0             | 1             | 1             | 1             |                               | Initial output is 1 output<br>Toggle output at compare match |   |
| 1             | x             | 0             | 0             |                               | Input<br>capture<br>register                                 | Capture input source is TIOCB5 pin<br>Input capture at rising edge  |
| 1             | x             | 0             | 1             |                               |  | Capture input source is TIOCB5 pin<br>Input capture at falling edge |
| 1             | x             | 1             | x             |                               |  | Capture input source is TIOCB5 pin<br>Input capture at both edges   |

[Legend]

X: Don't care

**Table 9.21 TIORH\_0**

|               |               |               |               | Description                   |  |
|---------------|---------------|---------------|---------------|-------------------------------|--|
| Bit 3<br>IOA3 | Bit 2<br>IOA2 | Bit 1<br>IOA1 | Bit 0<br>IOA0 | TGRA_0<br>Function            | TIOCA0 Pin Function  |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register | Output disabled  |
| 0             | 0             | 0             | 1             |                               | Initial output is 0 output<br>0 output at compare match                                      |
| 0             | 0             | 1             | 0             |                               | Initial output is 0 output<br>1 output at compare match                                      |
| 0             | 0             | 1             | 1             |                               | Initial output is 0 output<br>Toggle output at compare match                                 |
| 0             | 1             | 0             | 0             |                               | Output disabled  |
| 0             | 1             | 0             | 1             |                               | Initial output is 1 output<br>0 output at compare match                                      |
| 0             | 1             | 1             | 0             |                               | Initial output is 1 output<br>1 output at compare match                                      |
| 0             | 1             | 1             | 1             |                               | Initial output is 1 output<br>Toggle output at compare match                                 |
| 1             | 0             | 0             | 0             | Input<br>capture<br>register  | Capture input source is TIOCA0 pin<br>Input capture at rising edge                           |
| 1             | 0             | 0             | 1             |                               | Capture input source is TIOCA0 pin<br>Input capture at falling edge                          |
| 1             | 0             | 1             | X             |                               | Capture input source is TIOCA0 pin<br>Input capture at both edges                            |
| 1             | 1             | X             | X             |                               | Capture input source is channel 1/count clock<br>Input capture at TCNT_1 count-up/count-down |

[Legend]

X: Don't care

**Table 9.22 TIORL\_0**

|               |               |               |               | Description                    |  |  |
|---------------|---------------|---------------|---------------|--------------------------------|--|--|
| Bit 3<br>IOC3 | Bit 2<br>IOC2 | Bit 1<br>IOC1 | Bit 0<br>IOC0 | TGRC_0<br>Function             | TIOCC0 Pin Function  |  |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register* | Output disabled  |  |
| 0             | 0             | 0             | 1             |                                | Initial output is 0 output<br>0 output at compare match      |  |
| 0             | 0             | 1             | 0             |                                | Initial output is 0 output<br>1 output at compare match      |  |
| 0             | 0             | 1             | 1             |                                | Initial output is 0 output<br>Toggle output at compare match |  |
| 0             | 1             | 0             | 0             |                                | Output disabled  |  |
| 0             | 1             | 0             | 1             |                                | Initial output is 1 output<br>0 output at compare match      |  |
| 0             | 1             | 1             | 0             |                                | Initial output is 1 output<br>1 output at compare match      |  |
| 0             | 1             | 1             | 1             |                                | Initial output is 1 output<br>Toggle output at compare match |  |
| 1             | 0             | 0             | 0             |                                | Input<br>capture<br>register*                                | Capture input source is TIOCC0 pin<br>Input capture at rising edge                           |
| 1             | 0             | 0             | 1             |                                |  | Capture input source is TIOCC0 pin<br>Input capture at falling edge                          |
| 1             | 0             | 1             | X             |                                |  | Capture input source is TIOCC0 pin<br>Input capture at both edges                            |
| 1             | 1             | X             | X             |                                |  | Capture input source is channel 1/count clock<br>Input capture at TCNT_1 count-up/count-down |

[Legend]

X: Don't care

Note: 1. When the BFA bit in TMDR\_0 is set to 1 and TGRC\_0 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

**Table 9.23 TIOR\_1**

|               |               |               |               | Description                   |   |
|---------------|---------------|---------------|---------------|-------------------------------|---|
| Bit 3<br>IOA3 | Bit 2<br>IOA2 | Bit 1<br>IOA1 | Bit 0<br>IOA0 | TGRA_1<br>Function            | TIOCA1 Pin Function   |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register | Output disabled   |
| 0             | 0             | 0             | 1             |                               | Initial output is 0 output<br>0 output at compare match   |
| 0             | 0             | 1             | 0             |                               | Initial output is 0 output<br>1 output at compare match   |
| 0             | 0             | 1             | 1             |                               | Initial output is 0 output<br>Toggle output at compare match  |
| 0             | 1             | 0             | 0             |                               | Output disabled   |
| 0             | 1             | 0             | 1             |                               | Initial output is 1 output<br>0 output at compare match   |
| 0             | 1             | 1             | 0             |                               | Initial output is 1 output<br>1 output at compare match   |
| 0             | 1             | 1             | 1             |                               | Initial output is 1 output<br>Toggle output at compare match  |
| 1             | 0             | 0             | 0             | Input<br>capture<br>register  | Capture input source is TIOCA1 pin<br>Input capture at rising edge  |
| 1             | 0             | 0             | 1             |                               | Capture input source is TIOCA1 pin<br>Input capture at falling edge   |
| 1             | 0             | 1             | X             |                               | Capture input source is TIOCA1 pin<br>Input capture at both edges   |
| 1             | 1             | X             | X             |                               | Capture input source is TGRA_0 compare<br>match/input capture<br>Input capture at generation of channel 0/TGRA_0<br>compare match/input capture |

[Legend]

X: Don't care

**Table 9.24 TIOR\_2**

|               |               |               |               | Description                   |  |   |
|---------------|---------------|---------------|---------------|-------------------------------|--|---|
| Bit 3<br>IOA3 | Bit 2<br>IOA2 | Bit 1<br>IOA1 | Bit 0<br>IOA0 | TGRA_2<br>Function            | TIOCA2 Pin Function  |   |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register | Output disabled  |   |
| 0             | 0             | 0             | 1             |                               | Initial output is 0 output<br>0 output at compare match      |   |
| 0             | 0             | 1             | 0             |                               | Initial output is 0 output<br>1 output at compare match      |   |
| 0             | 0             | 1             | 1             |                               | Initial output is 0 output<br>Toggle output at compare match |   |
| 0             | 1             | 0             | 0             |                               | Output disabled  |   |
| 0             | 1             | 0             | 1             |                               | Initial output is 1 output<br>0 output at compare match      |   |
| 0             | 1             | 1             | 0             |                               | Initial output is 1 output<br>1 output at compare match      |   |
| 0             | 1             | 1             | 1             |                               | Initial output is 1 output<br>Toggle output at compare match |   |
| 1             | X             | 0             | 0             |                               | Input<br>capture<br>register                                 | Capture input source is TIOCA2 pin<br>Input capture at rising edge  |
| 1             | X             | 0             | 1             |                               |  | Capture input source is TIOCA2 pin<br>Input capture at falling edge |
| 1             | X             | 1             | X             |                               |  | Capture input source is TIOCA2 pin<br>Input capture at both edges   |

[Legend]

X: Don't care

**Table 9.25 TIORH\_3**

|               |               |               |               | Description                   |  |
|---------------|---------------|---------------|---------------|-------------------------------|--|
| Bit 3<br>IOA3 | Bit 2<br>IOA2 | Bit 1<br>IOA1 | Bit 0<br>IOA0 | TGRA_3<br>Function            | TIOCA3 Pin Function  |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register | Output disabled  |
| 0             | 0             | 0             | 1             |                               | Initial output is 0 output<br>0 output at compare match                                      |
| 0             | 0             | 1             | 0             |                               | Initial output is 0 output<br>1 output at compare match                                      |
| 0             | 0             | 1             | 1             |                               | Initial output is 0 output<br>Toggle output at compare match                                 |
| 0             | 1             | 0             | 0             |                               | Output disabled  |
| 0             | 1             | 0             | 1             |                               | Initial output is 1 output<br>0 output at compare match                                      |
| 0             | 1             | 1             | 0             |                               | Initial output is 1 output<br>1 output at compare match                                      |
| 0             | 1             | 1             | 1             |                               | Initial output is 1 output<br>Toggle output at compare match                                 |
| 1             | 0             | 0             | 0             | Input<br>capture<br>register  | Capture input source is TIOCA3 pin<br>Input capture at rising edge                           |
| 1             | 0             | 0             | 1             |                               | Capture input source is TIOCA3 pin<br>Input capture at falling edge                          |
| 1             | 0             | 1             | X             |                               | Capture input source is TIOCA3 pin<br>Input capture at both edges                            |
| 1             | 1             | X             | X             |                               | Capture input source is channel 4/count clock<br>Input capture at TCNT_4 count-up/count-down |

[Legend]

X: Don't care

**Table 9.26 TIORL\_3**

|               |               |               |               | Description                    |  |  |
|---------------|---------------|---------------|---------------|--------------------------------|--|--|
| Bit 3<br>IOC3 | Bit 2<br>IOC2 | Bit 1<br>IOC1 | Bit 0<br>IOC0 | TGRC_3<br>Function             | TIOCC3 Pin Function  |  |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register* | Output disabled  |  |
| 0             | 0             | 0             | 1             |                                | Initial output is 0 output<br>0 output at compare match      |  |
| 0             | 0             | 1             | 0             |                                | Initial output is 0 output<br>1 output at compare match      |  |
| 0             | 0             | 1             | 1             |                                | Initial output is 0 output<br>Toggle output at compare match |  |
| 0             | 1             | 0             | 0             |                                | Output disabled  |  |
| 0             | 1             | 0             | 1             |                                | Initial output is 1 output<br>0 output at compare match      |  |
| 0             | 1             | 1             | 0             |                                | Initial output is 1 output<br>1 output at compare match      |  |
| 0             | 1             | 1             | 1             |                                | Initial output is 1 output<br>Toggle output at compare match |  |
| 1             | 0             | 0             | 0             |                                | Input<br>capture<br>register*                                | Capture input source is TIOCC3 pin<br>Input capture at rising edge                           |
| 1             | 0             | 0             | 1             |                                |  | Capture input source is TIOCC3 pin<br>Input capture at falling edge                          |
| 1             | 0             | 1             | X             |                                |  | Capture input source is TIOCC3 pin<br>Input capture at both edges                            |
| 1             | 1             | X             | X             |                                |  | Capture input source is channel 4/count clock<br>Input capture at TCNT_4 count-up/count-down |

[Legend]

X: Don't care

Note: \* When the BFA bit in TMDR\_3 is set to 1 and TGRC\_3 is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

**Table 9.27 TIOR\_4**

|               |               |               |               | Description                   |   |
|---------------|---------------|---------------|---------------|-------------------------------|---|
| Bit 3<br>IOA3 | Bit 2<br>IOA2 | Bit 1<br>IOA1 | Bit 0<br>IOA0 | TGRA_4<br>Function            | TIOCA4 Pin Function   |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register | Output disabled   |
| 0             | 0             | 0             | 1             |                               | Initial output is 0 output<br>0 output at compare match   |
| 0             | 0             | 1             | 0             |                               | Initial output is 0 output<br>1 output at compare match   |
| 0             | 0             | 1             | 1             |                               | Initial output is 0 output<br>Toggle output at compare match  |
| 0             | 1             | 0             | 0             |                               | Output disabled   |
| 0             | 1             | 0             | 1             |                               | Initial output is 1 output<br>0 output at compare match   |
| 0             | 1             | 1             | 0             |                               | Initial output is 1 output<br>1 output at compare match   |
| 0             | 1             | 1             | 1             |                               | Initial output is 1 output<br>Toggle output at compare match  |
| 1             | 0             | 0             | 0             | Input<br>capture<br>register  | Capture input source is TIOCA4 pin<br>Input capture at rising edge  |
| 1             | 0             | 0             | 1             |                               | Capture input source is TIOCA4 pin<br>Input capture at falling edge   |
| 1             | 0             | 1             | X             |                               | Capture input source is TIOCA4 pin<br>Input capture at both edges   |
| 1             | 1             | X             | X             |                               | Capture input source is TGRA_3 compare<br>match/input capture<br>Input capture at generation of TGRA_3 compare<br>match/input capture |

[Legend]

X: Don't care

**Table 9.28 TIOR\_5**

|               |               |               |               | Description   |  |   |
|---------------|---------------|---------------|---------------|---|--|---|
| Bit 3<br>IOA3 | Bit 2<br>IOA2 | Bit 1<br>IOA1 | Bit 0<br>IOA0 | TGRA_5<br>Function  | TIOCA5 Pin Function  |   |
| 0             | 0             | 0             | 0             | Output<br>compare<br>register                                     | Output disabled  |   |
| 0             | 0             | 0             | 1             |   | Initial output is 0 output<br>0 output at compare match      |   |
| 0             | 0             | 1             | 0             |   | Initial output is 0 output<br>1 output at compare match      |   |
| 0             | 0             | 1             | 1             |   | Initial output is 0 output<br>Toggle output at compare match |   |
| 0             | 1             | 0             | 0             |   | Output disabled  |   |
| 0             | 1             | 0             | 1             |   | Initial output is 1 output<br>0 output at compare match      |   |
| 0             | 1             | 1             | 0             |   | Initial output is 1 output<br>1 output at compare match      |   |
| 0             | 1             | 1             | 1             |   | Initial output is 1 output<br>Toggle output at compare match |   |
| 1             | X             | 0             | 0             |   | Input<br>capture<br>register                                 | Input capture source is TIOCA5 pin<br>Input capture at rising edge  |
| 1             | X             | 0             | 1             |   |  | Input capture source is TIOCA5 pin<br>Input capture at falling edge |
| 1             | X             | 1             | X             | Input capture source is TIOCA5 pin<br>Input capture at both edges |  |   |

[Legend]

X: Don't care

### 9.3.4 Timer Interrupt Enable Register (TIER)

TIER controls enabling or disabling of interrupt requests for each channel. The TPU has six TIER registers, one for each channel.

|               |      |   |       |       |       |       |       |       |
|---------------|------|---|-------|-------|-------|-------|-------|-------|
| Bit           | 7    | 6 | 5     | 4     | 3     | 2     | 1     | 0     |
| Bit Name      | TTGE | — | TCIEU | TCIEV | TGIED | TCIEC | TGIEB | TGIEA |
| Initial Value | 0    | 1 | 0     | 0     | 0     | 0     | 0     | 0     |
| R/W           | R/W  | R | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

| Bit | Bit Name | Initial value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | TTGE     | 0             | R/W | <p>A/D Conversion Start Request Enable</p> <p>Enables/disables generation of A/D conversion start requests by TGRA input capture/compare match.</p> <p>0: A/D conversion start request generation disabled</p> <p>1: A/D conversion start request generation enabled</p>  |
| 6   | —        | 1             | R   | <p>Reserved</p> <p>This is a read-only bit and cannot be modified.</p>  |
| 5   | TCIEU    | 0             | R/W | <p>Underflow Interrupt Enable</p> <p>Enables/disables interrupt requests (TCIU) by the TCFU flag when the TCFU flag in TSR is set to 1 in channels 1, 2, 4, and 5.</p> <p>In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified.</p> <p>0: Interrupt requests (TCIU) by TCFU disabled</p> <p>1: Interrupt requests (TCIU) by TCFU enabled</p> |
| 4   | TCIEV    | 0             | R/W | <p>Overflow Interrupt Enable</p> <p>Enables/disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1.</p> <p>0: Interrupt requests (TCIV) by TCFV disabled</p> <p>1: Interrupt requests (TCIV) by TCFV enabled</p>   |

| Bit | Bit Name | Initial value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 3   | TGIED    | 0             | R/W | <p>TGR Interrupt Enable D</p> <p>Enables/disables interrupt requests (TGID) by the TGFD bit when the TGFD bit in TSR is set to 1 in channels 0 and 3.</p> <p>In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified.</p> <p>0: Interrupt requests (TGID) by TGFD bit disabled<br/>1: Interrupt requests (TGID) by TGFD bit enabled</p> |
| 2   | TGIEC    | 0             | R/W | <p>TGR Interrupt Enable C</p> <p>Enables/disables interrupt requests (TGIC) by the TGFC bit when the TGFC bit in TSR is set to 1 in channels 0 and 3.</p> <p>In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified.</p> <p>0: Interrupt requests (TGIC) by TGFC bit disabled<br/>1: Interrupt requests (TGIC) by TGFC bit enabled</p> |
| 1   | TGIEB    | 0             | R/W | <p>TGR Interrupt Enable B</p> <p>Enables/disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1.</p> <p>0: Interrupt requests (TGIB) by TGFB bit disabled<br/>1: Interrupt requests (TGIB) by TGFB bit enabled</p>  |
| 0   | TGIEA    | 0             | R/W | <p>TGR Interrupt Enable A</p> <p>Enables/disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1.</p> <p>0: Interrupt requests (TGIA) by TGFA bit disabled<br/>1: Interrupt requests (TGIA) by TGFA bit enabled</p>  |

### 9.3.5 Timer Status Register (TSR)

TSR indicates the status of each channel. The TPU has six TSR registers, one for each channel.

|               |      |   |        |        |        |        |        |        |
|---------------|------|---|--------|--------|--------|--------|--------|--------|
| Bit           | 7    | 6 | 5      | 4      | 3      | 2      | 1      | 0      |
| Bit Name      | TCFD | — | TCFU   | TCFV   | TGFD   | TGFC   | TGFB   | TGFA   |
| Initial Value | 1    | 1 | 0      | 0      | 0      | 0      | 0      | 0      |
| R/W           | R    | R | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R/(W)* |

Note: \* Only 0 can be written to bits 5 to 0, to clear flags.

| Bit | Bit Name | Initial value | R/W    | Description  |
|-----|----------|---------------|--------|--|
| 7   | TCFD     | 1             | R      | <p>Count Direction Flag</p> <p>Status flag that shows the direction in which TCNT counts in channels 1, 2, 4, and 5.</p> <p>In channels 0 and 3, bit 7 is reserved. It is always read as 1 and cannot be modified.</p> <p>0: TCNT counts down<br/>1: TCNT counts up</p>  |
| 6   | —        | 1             | R      | <p>Reserved</p> <p>This is a read-only bit and cannot be modified.</p>   |
| 5   | TCFU     | 0             | R/(W)* | <p>Underflow Flag</p> <p>Status flag that indicates that a TCNT underflow has occurred when channels 1, 2, 4, and 5 are set to phase counting mode.</p> <p>In channels 0 and 3, bit 5 is reserved. It is always read as 0 and cannot be modified.</p> <p>[Setting condition]<br/>When the TCNT value underflows (changes from H'0000 to H'FFFF)</p> <p>[Clearing condition]<br/>When a 0 is written to TCFU after reading TCFU = 1</p> |
| 4   | TCFV     | 0             | R/(W)* | <p>Overflow Flag</p> <p>Status flag that indicates that a TCNT overflow has occurred.</p> <p>[Setting condition]<br/>When the TCNT value overflows (changes from H'FFFF to H'0000)</p> <p>[Clearing condition]<br/>When a 0 is written to TCFV after reading TCFV = 1</p>  |

| Bit | Bit Name | Initial value | R/W    | Description  |
|-----|----------|---------------|--------|--|
| 3   | TGFD     | 0             | R/(W)* | <p>Input Capture/Output Compare Flag D</p> <p>Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3.</p> <p>In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When TCNT = TGRD while TGRD is functioning as output compare register</li> <li>When TCNT value is transferred to TGRD by input capture signal while TGRD is functioning as input capture register</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When DTC is activated by a TGID interrupt while the DISEL bit in MRB of DTC is 0</li> <li>When 0 is written to TGFD after reading TGFD = 1</li> </ul> |
| 2   | TGFC     | 0             | R/(W)* | <p>Input Capture/Output Compare Flag C</p> <p>Status flag that indicates the occurrence of TGRC input capture or compare match in channels 0 and 3.</p> <p>In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When TCNT = TGRC while TGRC is functioning as output compare register</li> <li>When TCNT value is transferred to TGRC by input capture signal while TGRC is functioning as input capture register</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When DTC is activated by a TGIC interrupt while the DISEL bit in MRB of DTC is 0</li> <li>When 0 is written to TGFC after reading TGFC = 1</li> </ul> |

| Bit | Bit Name | Initial value | R/W    | Description   |
|-----|----------|---------------|--------|---|
| 1   | TGFB     | 0             | R/(W)* | <p>Input Capture/Output Compare Flag B</p> <p>Status flag that indicates the occurrence of TGRB input capture or compare match.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When TCNT = TGRB while TGRB is functioning as output compare register</li> <li>When TCNT value is transferred to TGRB by input capture signal while TGRB is functioning as input capture register</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When DTC is activated by a TGIB interrupt while the DISEL bit in MRB of DTC is 0</li> <li>When 0 is written to TGFB after reading TGFB = 1</li> </ul> |
| 0   | TGFA     | 0             | R/(W)* | <p>Input Capture/Output Compare Flag A</p> <p>Status flag that indicates the occurrence of TGRA input capture or compare match.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When TCNT = TGRA while TGRA is functioning as output compare register</li> <li>When TCNT value is transferred to TGRA by input capture signal while TGRA is functioning as input capture register</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When DTC is activated by a TGIA interrupt while the DISEL bit in MRB of DTC is 0</li> <li>When 0 is written to TGFA after reading TGFA = 1</li> </ul> |

Note: \* Only 0 can be written to clear the flag.

### 9.3.6 Timer Counter (TCNT)

TCNT is a 16-bit readable/writable counter. The TPU has six TCNT counters, one for each channel.

TCNT is initialized to H'0000 by a reset or in hardware standby mode.

TCNT cannot be accessed in 8-bit units. TCNT must always be accessed in 16-bit units.

|               |     |     |     |     |     |     |     |     |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|
| Bit           | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   |
| Bit Name      |     |     |     |     |     |     |     |     |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit Name      |     |     |     |     |     |     |     |     |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

### 9.3.7 Timer General Register (TGR)

TGR is a 16-bit readable/writable register with a dual function as output compare and input capture registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two each for channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation as buffer registers. The TGR registers cannot be accessed in 8-bit units; they must always be accessed in 16-bit units. TGR and buffer register combinations during buffer operations are TGRA–TGRC and TGRB–TGRD.

|               |     |     |     |     |     |     |     |     |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|
| Bit           | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   |
| Bit Name      |     |     |     |     |     |     |     |     |
| Initial Value | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit Name      |     |     |     |     |     |     |     |     |
| Initial Value | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

### 9.3.8 Timer Start Register (TSTR)

TSTR starts or stops operation for channels 0 to 5. When setting the operating mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.

|               |     |     |      |      |      |      |      |      |
|---------------|-----|-----|------|------|------|------|------|------|
| Bit           | 7   | 6   | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | —   | —   | CST5 | CST4 | CST3 | CST2 | CST1 | CST0 |
| Initial Value | 0   | 0   | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R/W | R/W | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |

| Bit  | Bit Name | Initial value | R/W | Description  |
|------|----------|---------------|-----|--|
| 7, 6 | —        | All 0         | R/W | Reserved<br>These bits are always read as 0. The write value should always be 0.   |
| 5    | CST5     | 0             | R/W | Counter Start 5 to 0   |
| 4    | CST4     | 0             | R/W | These bits select operation or stoppage for TCNT.  |
| 3    | CST3     | 0             | R/W | If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the TIOC pin output compare output level is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value. |
| 2    | CST2     | 0             | R/W |  |
| 1    | CST1     | 0             | R/W |  |
| 0    | CST0     | 0             | R/W |  |

0: TCNT\_5 to TCNT\_0 count operation is stopped  
1: TCNT\_5 to TCNT\_0 performs count operation

### 9.3.9 Timer Synchronous Register (TSYR)

TSYR selects independent operation or synchronous operation for the TCNT counters of channels 0 to 5. A channel performs synchronous operation when the corresponding bit in TSYR is set to 1.

|               |     |     |       |       |       |       |       |       |
|---------------|-----|-----|-------|-------|-------|-------|-------|-------|
| Bit           | 7   | 6   | 5     | 4     | 3     | 2     | 1     | 0     |
| Bit Name      | —   | —   | SYNC5 | SYNC4 | SYNC3 | SYNC2 | SYNC1 | SYNC0 |
| Initial Value | 0   | 0   | 0     | 0     | 0     | 0     | 0     | 0     |
| R/W           | R/W | R/W | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

| Bit  | Bit Name | Initial value | R/W | Description  |
|------|----------|---------------|-----|--|
| 7, 6 | —        | All 0         | R/W | Reserved<br>These bits are always read as 0. The write value should always be 0.   |
| 5    | SYNC5    | 0             | R/W | Timer Synchronization 5 to 0   |
| 4    | SYNC4    | 0             | R/W | These bits select whether operation is independent of or synchronized with other channels.   |
| 3    | SYNC3    | 0             | R/W | When synchronous operation is selected, synchronous presetting of multiple channels, and synchronous clearing through counter clearing on another channel are possible.  |
| 2    | SYNC2    | 0             | R/W |  |
| 1    | SYNC1    | 0             | R/W |  |
| 0    | SYNC0    | 0             | R/W | To set synchronous operation, the SYNC bits for at least two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR2 to CCLR0 in TCR.<br><br>0: TCNT_5 to TCNT_0 operate independently (TCNT presetting/clearing is unrelated to other channels)<br>1: TCNT_5 to TCNT_0 perform synchronous operation (TCNT synchronous presetting/synchronous clearing is possible) |

## 9.4 Operation

### 9.4.1 Basic Functions


Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of free-running operation, periodic counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

**Counter Operation:** When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the corresponding channel starts counting. TCNT can operate as a free-running counter, periodic counter, and so on.

#### 1. Example of count operation setting procedure

Figure 9.2 shows an example of the count operation setting procedure.




**Figure 9.2 Example of Counter Operation Setting Procedure**

## 2. Free-running count operation and periodic count operation

Immediately after a reset, the TPU's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts up-count operation as a free-running counter. When TCNT overflows (changes from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the TPU requests an interrupt. After overflow, TCNT starts counting up again from H'0000.

Figure 9.3 illustrates free-running counter operation.




**Figure 9.3 Free-Running Counter Operation**

When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts count-up operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

Figure 9.4 illustrates periodic counter operation.




**Figure 9.4 Periodic Counter Operation**

**Waveform Output by Compare Match:** The TPU can perform 0, 1, or toggle output from the corresponding output pin using a compare match.

1. Example of setting procedure for waveform output by compare match

Figure 9.5 shows an example of the setting procedure for waveform output by a compare match.




**Figure 9.5 Example of Setting Procedure for Waveform Output by Compare Match**

## 2. Examples of waveform output operation

Figure 9.6 shows an example of 0-output and 1-output.


In this example, TCNT has been designated as a free-running counter, and settings have been made so that 1 is output by compare match A, and 0 is output by compare match B. When the set level and the pin level match, the pin level does not change.



**Figure 9.6 Example of 0-Output/1-Output Operation**

Figure 9.7 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing performed by compare match B), and settings have been made so that output is toggled by both compare match A and compare match B.



**Figure 9.7 Example of Toggle Output Operation**


**Input Capture Function:** The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detection edge. For channels 0, 1, 3, and 4, it is also possible to specify another channel's counter input clock or compare match signal as the input capture source.

**Note:** When another channel's counter input clock is used as the input capture input for channels 0 and 3, P $\phi$ /1 should not be selected as the counter input clock used for input capture input. Input capture will not be generated if P $\phi$ /1 is selected.

### 1. Example of setting procedure for input capture operation

Figure 9.8 shows an example of the setting procedure for input capture operation.




**Figure 9.8 Example of Setting Procedure for Input Capture Operation**

### 2. Example of input capture operation

Figure 9.9 shows an example of input capture operation.

In this example, both rising and falling edges have been selected as the TIOCA pin input capture input edge, falling edge has been selected as the TIOCB pin input capture input edge, and counter clearing by TGRB input capture has been designated for TCNT.



**Figure 9.9 Example of Input Capture Operation**


#### 9.4.2 Synchronous Operation

In synchronous operation, the values in multiple TCNT counters can be rewritten simultaneously (synchronous presetting). Also, multiple TCNT counters can be cleared simultaneously (synchronous clearing) by making the appropriate setting in TCR.

Synchronous operation enables TGR to be incremented with respect to a single time base.

Channels 0 to 5 can all be designated for synchronous operation.

**Example of Synchronous Operation Setting Procedure:** Figure 9.10 shows an example of the synchronous operation setting procedure.




**Figure 9.10 Example of Synchronous Operation Setting Procedure**

**Example of Synchronous Operation:** Figure 9.11 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGRB\_0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2 counter clearing source.

Three-phase PWM waveforms are output from pins TIOCA0, TIOCA1, and TIOCA2. At this time, synchronous presetting and synchronous clearing by TGRB\_0 compare match are performed for channel 0 to 2 TCNT counters, and the data set in TGRB\_0 is used as the PWM cycle.

For details on PWM modes, see section 9.4.5, PWM Modes.



**Figure 9.11 Example of Synchronous Operation**

### 9.4.3 Buffer Operation

Buffer operation, provided for channels 0 and 3, enables TGRC and TGRD to be used as buffer registers.

Buffer operation differs depending on whether TGR has been designated as an input capture register or a compare match register.

Table 9.29 shows the register combinations used in buffer operation.


**Table 9.29 Register Combinations in Buffer Operation**

| Channel | Timer General Register | Buffer Register |
|---------|------------------------|-----------------|
| 0       | TGRA_0                 | TGRC_0          |
|         | TGRB_0                 | TGRD_0          |
| 3       | TGRA_3                 | TGRC_3          |
|         | TGRB_3                 | TGRD_3          |

- When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding channel is transferred to the timer general register.

This operation is illustrated in figure 9.12.




**Figure 9.12 Compare Match Buffer Operation**

- When TGR is an input capture register


When input capture occurs, the value in TCNT is transferred to TGR and the value previously held in TGR is transferred to the buffer register.

This operation is illustrated in figure 9.13.



**Figure 9.13 Input Capture Buffer Operation**

**Example of Buffer Operation Setting Procedure:** Figure 9.14 shows an example of the buffer operation setting procedure.



**Figure 9.14 Example of Buffer Operation Setting Procedure**


## Examples of Buffer Operation:

### 1. When TGR is an output compare register

Figure 9.15 shows an operation example in which PWM mode 1 has been designated for channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0 output at compare match B.

As buffer operation has been set, when compare match A occurs, the output changes and the value in buffer register TGRC is simultaneously transferred to timer general register TGRA. This operation is repeated each time compare match A occurs.

For details on PWM modes, see section 9.4.5, PWM Modes.




**Figure 9.15 Example of Buffer Operation (1)**

### 2. When TGR is an input capture register

Figure 9.16 shows an operation example in which TGRA has been designated as an input capture register, and buffer operation has been designated for TGRA and TGRC.

Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling edges have been selected as the TIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in TGRA upon occurrence of input capture A, the value previously stored in TGRA is simultaneously transferred to TGRC.



**Figure 9.16 Example of Buffer Operation (2)**

#### 9.4.4 Cascaded Operation

In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit counter.

This function works by counting the channel 1 (channel 4) counter clock at overflow/underflow of TCNT\_2 (TCNT\_5) as set in bits TPSC2 to TPSC0 in TCR.

Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.


Table 9.30 shows the register combinations used in cascaded operation.

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is invalid and the counter operates independently in phase counting mode.

**Table 9.30 Cascaded Combinations**

| Combination      | Upper 16 Bits | Lower 16 Bits |
|------------------|---------------|---------------|
| Channels 1 and 2 | TCNT_1        | TCNT_2        |
| Channels 4 and 5 | TCNT_4        | TCNT_5        |


**Example of Cascaded Operation Setting Procedure:** Figure 9.17 shows an example of the setting procedure for cascaded operation.



**Figure 9.17 Example of Cascaded Operation Setting Procedure**

**Examples of Cascaded Operation:** Figure 9.18 illustrates the operation when counting upon TCNT\_2 overflow/underflow has been set for TCNT\_1, TGRA\_1 and TGRA\_2 have been designated as input capture registers, and the TIOC pin rising edge has been selected.


When a rising edge is input to the TIOCA1 and TIOCA2 pins simultaneously, the upper 16 bits of the 32-bit data are transferred to TGRA\_1, and the lower 16 bits to TGRA\_2.



**Figure 9.18 Example of Cascaded Operation (1)**

Figure 9.19 illustrates the operation when counting upon TCNT\_2 overflow/underflow has been set for TCNT\_1, and phase counting mode has been designated for channel 2.

TCNT\_1 is incremented by TCNT\_2 overflow and decremented by TCNT\_2 underflow.



**Figure 9.19 Example of Cascaded Operation (2)**

### 9.4.5 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. 0-, 1-, or toggle-output can be selected as the output level in response to compare match of each TGR.

Settings of TGR registers can output a PWM waveform in the range of 0% to 100% duty cycle.

Designating TGR compare match as the counter clearing source enables the cycle to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

#### 1. PWM mode 1

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and TGRC with TGRD. The outputs specified by bits IOA3 to IOA0 and IOC3 to IOC0 in TIOR are output from the TIOCA and TIOCC pins at compare matches A and C, respectively. The outputs specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR are output at compare matches B and D, respectively. The initial output value is the value set in TGRA or TGRC. If the set values of paired TGRs are identical, the output value does not change when a compare match occurs.

In PWM mode 1, a maximum 8-phase PWM output is possible.

## 2. PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty cycle registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronous register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty cycle registers are identical, the output value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible by combined use with synchronous operation.


The correspondence between PWM output pins and registers is shown in table 9.31.

**Table 9.31 PWM Output Registers and Output Pins**

| Channel | Registers | Output Pins |            |
|---------|-----------|-------------|------------|
|         |           | PWM Mode 1  | PWM Mode 2 |
| 0       | TGRA_0    | TIOCA0      | TIOCA0     |
|         | TGRB_0    |             | TIOCB0     |
|         | TGRC_0    | TIOCC0      | TIOCC0     |
|         | TGRD_0    |             | TIOCD0     |
| 1       | TGRA_1    | TIOCA1      | TIOCA1     |
|         | TGRB_1    |             | TIOCB1     |
| 2       | TGRA_2    | TIOCA2      | TIOCA2     |
|         | TGRB_2    |             | TIOCB2     |
| 3       | TGRA_3    | TIOCA3      | TIOCA3     |
|         | TGRB_3    |             | TIOCB3     |
|         | TGRC_3    | TIOCC3      | TIOCC3     |
|         | TGRD_3    |             | TIOCD3     |
| 4       | TGRA_4    | TIOCA4      | TIOCA4     |
|         | TGRB_4    |             | TIOCB4     |
| 5       | TGRA_5    | TIOCA5      | TIOCA5     |
|         | TGRB_5    |             | TIOCB5     |

Note: In PWM mode 2, PWM output is not possible for the TGR register in which the cycle is set.

**Example of PWM Mode Setting Procedure:** Figure 9.20 shows an example of the PWM mode setting procedure.




**Figure 9.20 Example of PWM Mode Setting Procedure**

**Examples of PWM Mode Operation:** Figure 9.21 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the cycle, and the value set in TGRB register as the duty cycle.




**Figure 9.21 Example of PWM Mode Operation (1)**

Figure 9.22 shows an example of PWM mode 2 operation.




In this example, synchronous operation is designated for channels 0 and 1, TGRB\_1 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA\_0 to TGRD\_0, TGRA\_1), to output a 5-phase PWM waveform.

In this case, the value set in TGRB\_1 is used as the cycle, and the values set in the other TGRs as the duty cycle.



**Figure 9.22 Example of PWM Mode Operation (2)**

Figure 9.23 shows examples of PWM waveform output with 0% duty cycle and 100% duty cycle in PWM mode.



**Figure 9.23 Example of PWM Mode Operation (3)**

## 9.4.6 Phase Counting Mode

In phase counting mode, the phase difference between two external clock inputs is detected and TCNT is incremented/decremented accordingly. This mode can be set for channels 1, 2, 4, and 5.

When phase counting mode is set, an external clock is selected as the counter input clock and TCNT operates as an up/down-counter regardless of the setting of bits TPSC2 to TPSC0 and bits CKEG1 and CKEG0 in TCR. However, the functions of bits CCLR1 and CCLR0 in TCR, and of TIOR, TIER, and TGR are valid, and input capture/compare match and interrupt functions can be used.

This can be used for two-phase encoder pulse input.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when underflow occurs while TCNT is counting down, the TCFU flag is set.


The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an indication of whether TCNT is counting up or down.

Table 9.32 shows the correspondence between external clock pins and channels.

**Table 9.32 Clock Input Pins in Phase Counting Mode**

| Channels  | External Clock Pins |         |
|---|---------------------|---------|
|   | A-Phase             | B-Phase |
| When channel 1 or 5 is set to phase counting mode | TCLKA               | TCLKB   |
| When channel 2 or 4 is set to phase counting mode | TCLKC               | TCLKD   |

**Example of Phase Counting Mode Setting Procedure:** Figure 9.24 shows an example of the phase counting mode setting procedure.




**Figure 9.24 Example of Phase Counting Mode Setting Procedure**

**Examples of Phase Counting Mode Operation:** In phase counting mode, TCNT counts up or down according to the phase difference between two external clocks. There are four modes, according to the count conditions.

1. Phase counting mode 1

Figure 9.25 shows an example of phase counting mode 1 operation, and table 9.33 summarizes the TCNT up/down-count conditions.



**Figure 9.25 Example of Phase Counting Mode 1 Operation**

**Table 9.33 Up/Down-Count Conditions in Phase Counting Mode 1**


| TCLKA (Channels 1 and 5)<br>TCLKC (Channels 2 and 4) | TCLKB (Channels 1 and 5)<br>TCLKD (Channels 2 and 4) | Operation  |
|--|--|------------|
| High level   |  | Up-count   |
| Low level  |  | Up-count   |
|  | Low level  | Down-count |
|  | High level   |            |
| High level   |  | Down-count |
| Low level  |  |            |
|  | High level   | Down-count |
|  | Low level  |            |

[Legend]

: Rising edge  
: Falling edge

## 2. Phase counting mode 2

Figure 9.26 shows an example of phase counting mode 2 operation, and table 9.34 summarizes the TCNT up/down-count conditions.



**Figure 9.26 Example of Phase Counting Mode 2 Operation**

**Table 9.34 Up/Down-Count Conditions in Phase Counting Mode 2**


| TCLKA (Channels 1 and 5)<br>TCLKC (Channels 2 and 4) | TCLKB (Channels 1 and 5)<br>TCLKD (Channels 2 and 4) | Operation  |
|--|--|------------|
| High level   |  | Don't care |
| Low level  |  | Don't care |
|  | Low level  | Don't care |
|  | High level   | Up-count   |
| High level   |  | Don't care |
| Low level  |  | Don't care |
|  | High level   | Don't care |
|  | Low level  | Down-count |

[Legend]

: Rising edge  
: Falling edge

### 3. Phase counting mode 3

Figure 9.27 shows an example of phase counting mode 3 operation, and table 9.35 summarizes the TCNT up/down-count conditions.



**Figure 9.27 Example of Phase Counting Mode 3 Operation**

**Table 9.35 Up/Down-Count Conditions in Phase Counting Mode 3**


| TCLKA (Channels 1 and 5)<br>TCLKC (Channels 2 and 4) | TCLKB (Channels 1 and 5)<br>TCLKD (Channels 2 and 4) | Operation  |
|--|--|------------|
| High level   |  | Don't care |
| Low level  |  | Don't care |
|  | Low level  | Don't care |
|  | High level   | Up-count   |
| High level   |  | Down-count |
| Low level  |  | Don't care |
|  | High level   | Don't care |
|  | Low level  | Don't care |

[Legend]

: Rising edge  
: Falling edge

#### 4. Phase counting mode 4

Figure 9.28 shows an example of phase counting mode 4 operation, and table 9.36 summarizes the TCNT up/down-count conditions.



**Figure 9.28 Example of Phase Counting Mode 4 Operation**

**Table 9.36 Up/Down-Count Conditions in Phase Counting Mode 4**

| TCLKA (Channels 1 and 5)<br>TCLKC (Channels 2 and 4) | TCLKB (Channels 1 and 5)<br>TCLKD (Channels 2 and 4) | Operation  |
|--|--|------------|
| High level<br>Low level                              | $\uparrow$   | Up-count   |
| $\uparrow$<br>$\downarrow$                           | Low level<br>High level                              | Don't care |
| High level<br>Low level                              | $\downarrow$<br>$\uparrow$                           | Down-count |
| $\uparrow$<br>$\downarrow$                           | High level<br>Low level                              | Don't care |

[Legend]

$\uparrow$ : Rising edge  
 $\downarrow$ : Falling edge


**Phase Counting Mode Application Example:** Figure 9.29 shows an example in which phase counting mode is designated for channel 1, and channel 1 is coupled with channel 0 to input servo motor 2-phase encoder pulses in order to detect the position or speed.

Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input to TCLKA and TCLKB.

Channel 0 operates with TCNT counter clearing by TGRC\_0 compare match; TGRA\_0 and TGRC\_0 are used for the compare match function and are set with the speed control cycle and position control cycle. TGRB\_0 is used for input capture, with TGRB\_0 and TGRD\_0 operating in buffer mode. The channel 1 counter input clock is designated as the TGRB\_0 input capture source, and the pulse width of 2-phase encoder 4-multiplication pulses is detected.

TGRA\_1 and TGRB\_1 for channel 1 are designated for input capture, channel 0 TGRA\_0 and TGRC\_0 compare matches are selected as the input capture source, and the up/down-counter values for the control cycles are stored.

This procedure enables accurate position/speed detection to be achieved.



**Figure 9.29 Phase Counting Mode Application Example**

## 9.5 Interrupt Sources

There are three kinds of TPU interrupt sources: TGR input capture/compare match, TCNT overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disable bit, allowing generation of interrupt request signals to be enabled or disabled individually.

When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Relative channel priority levels can be changed by the interrupt controller, but the priority within a channel is fixed. For details, see section 5, Interrupt Controller.

Table 9.37 lists the TPU interrupt sources.

**Table 9.37 TPU Interrupts**

| <b>Channel</b> | <b>Name</b> | <b>Interrupt Source</b>            | <b>Interrupt Flag</b> | <b>DTC Activation</b> |
|----------------|-------------|------------------------------------|-----------------------|-----------------------|
| 0              | TGI0A       | TGRA_0 input capture/compare match | TGFA_0                | Possible              |
|                | TGI0B       | TGRB_0 input capture/compare match | TGFB_0                | Possible              |
|                | TGI0C       | TGRC_0 input capture/compare match | TGFC_0                | Possible              |
|                | TGI0D       | TGRD_0 input capture/compare match | TGFD_0                | Possible              |
|                | TCI0V       | TCNT_0 overflow                    | TCFV_0                | Not possible          |
| 1              | TGI1A       | TGRA_1 input capture/compare match | TGFA_1                | Possible              |
|                | TGI1B       | TGRB_1 input capture/compare match | TGFB_1                | Possible              |
|                | TCI1V       | TCNT_1 overflow                    | TCFV_1                | Not possible          |
|                | TCI1U       | TCNT_1 underflow                   | TCFU_1                | Not possible          |
| 2              | TGI2A       | TGRA_2 input capture/compare match | TGFA_2                | Possible              |
|                | TGI2B       | TGRB_2 input capture/compare match | TGFB_2                | Possible              |
|                | TCI2V       | TCNT_2 overflow                    | TCFV_2                | Not possible          |
|                | TCI2U       | TCNT_2 underflow                   | TCFU_2                | Not possible          |
| 3              | TGI3A       | TGRA_3 input capture/compare match | TGFA_3                | Possible              |
|                | TGI3B       | TGRB_3 input capture/compare match | TGFB_3                | Possible              |
|                | TGI3C       | TGRC_3 input capture/compare match | TGFC_3                | Possible              |
|                | TGI3D       | TGRD_3 input capture/compare match | TGFD_3                | Possible              |
|                | TCI3V       | TCNT_3 overflow                    | TCFV_3                | Not possible          |
| 4              | TGI4A       | TGRA_4 input capture/compare match | TGFA_4                | Possible              |
|                | TGI4B       | TGRB_4 input capture/compare match | TGFB_4                | Possible              |
|                | TCI4V       | TCNT_4 overflow                    | TCFV_4                | Not possible          |
|                | TCI4U       | TCNT_4 underflow                   | TCFU_4                | Not possible          |
| 5              | TGI5A       | TGRA_5 input capture/compare match | TGFA_5                | Possible              |
|                | TGI5B       | TGRB_5 input capture/compare match | TGFB_5                | Possible              |
|                | TCI5V       | TCNT_5 overflow                    | TCFV_5                | Not possible          |
|                | TCI5U       | TCNT_5 underflow                   | TCFU_5                | Not possible          |

Note: This table shows the initial state immediately after a reset. The relative channel priority levels can be changed by the interrupt controller.

**Input Capture/Compare Match Interrupt:** An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a channel. The interrupt request is cleared by clearing the TGF flag to 0. The TPU has 16 input capture/compare match interrupts, four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

**Overflow Interrupt:** An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of a TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The TPU has six overflow interrupts, one for each channel.

**Underflow Interrupt:** An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSR is set to 1 by the occurrence of a TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The TPU has four underflow interrupts, one each for channels 1, 2, 4, and 5.

## 9.6 DTC Activation

The DTC can be activated by the TGR input capture/compare match interrupt for a channel. For details, see section 7, Data Transfer Controller.

A total of 16 TPU input capture/compare match interrupts can be used as DTC activation sources, four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

## 9.7 A/D Converter Activation

The TGRA input capture/compare match for each channel can activate the A/D converter.


If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrence of a TGRA input capture/compare match on a particular channel, a request to start A/D conversion is sent to the A/D converter. If the TPU conversion start trigger has been selected on the A/D converter side at this time, A/D conversion is started.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used as A/D converter conversion start sources, one for each channel.


## 9.8 Operation Timing

### 9.8.1 Input/Output Timing

**TCNT Count Timing:** Figure 9.30 shows TCNT count timing in internal clock operation, and figure 9.31 shows TCNT count timing in external clock operation.




**Figure 9.30 Count Timing in Internal Clock Operation**



**Figure 9.31 Count Timing in External Clock Operation**


**Output Compare Output Timing:** A compare match signal is generated in the final state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 9.32 shows output compare output timing.




**Figure 9.32 Output Compare Output Timing**

**Input Capture Signal Timing:** Figure 9.33 shows input capture signal timing.




**Figure 9.33 Input Capture Input Signal Timing**

**Timing for Counter Clearing by Compare Match/Input Capture:** Figure 9.34 shows the timing when counter clearing by compare match occurrence is specified, and figure 9.35 shows the timing when counter clearing by input capture occurrence is specified.




**Figure 9.34 Counter Clear Timing (Compare Match)**




**Figure 9.35 Counter Clear Timing (Input Capture)**

**Buffer Operation Timing:** Figures 9.36 and 9.37 show the timings in buffer operation.




**Figure 9.36 Buffer Operation Timing (Compare Match)**



**Figure 9.37 Buffer Operation Timing (Input Capture)**


## 9.8.2 Interrupt Signal Timing

**TGF Flag Setting Timing in Case of Compare Match:** Figure 9.38 shows the timing for setting of the TGF flag in TSR by compare match occurrence, and the TGI interrupt request signal timing.



**Figure 9.38 TGI Interrupt Timing (Compare Match)**


**TGF Flag Setting Timing in Case of Input Capture:** Figure 9.39 shows the timing for setting of the TGF flag in TSR by input capture occurrence, and the TGI interrupt request signal timing.




**Figure 9.39 TGI Interrupt Timing (Input Capture)**

**TCFV Flag/TCFU Flag Setting Timing:** Figure 9.40 shows the timing for setting of the TCFV flag in TSR by overflow occurrence, and the TCIV interrupt request signal timing.

Figure 9.41 shows the timing for setting of the TCFU flag in TSR by underflow occurrence, and the TCIU interrupt request signal timing.




**Figure 9.40 TCIV Interrupt Setting Timing**




**Figure 9.41 TCIU Interrupt Setting Timing**

**Status Flag Clearing Timing:** After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the DTC is activated, the flag is cleared automatically. Figure 9.42 shows the timing for status flag clearing by the CPU, and figures 9.43 and 9.44 show the timing for status flag clearing by the DTC.




**Figure 9.42 Timing for Status Flag Clearing by CPU**

The status flag and interrupt request signal are cleared in synchronization with Pφ after the DTC transfer has started, as shown in figure 9.43. If conflict occurs for clearing the status flag and interrupt request signal due to activation of multiple DTC transfers, it will take up to five clock cycles (Pφ) for clearing them, as shown in figure 9.44. The next transfer request is masked for a longer period of either a period until the current transfer ends or a period for five clock cycles (Pφ) from the beginning of the transfer. Note that in the DTC transfer, the status flag may be cleared during outputting the destination address.



**Figure 9.43 Timing for Status Flag Clearing by DTC Activation (1)**



**Figure 9.44 Timing for Status Flag Clearing by DTC Activation (2)**

## 9.9 Usage Notes


### 9.9.1 Module Stop Mode Setting

Operation of the TPU can be disabled or enabled using the module stop control register. The initial setting is for operation of the TPU to be halted. Register access is enabled by clearing module stop mode. For details, see section 18, Power-Down Modes.

### 9.9.2 Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The TPU will not operate properly with a narrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks must be at least 1.5 states, and the pulse width must be at least 2.5 states. Figure 9.45 shows the input clock conditions in phase counting mode.



**Figure 9.45 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode**

### 9.9.3 Caution on Cycle Setting


When counter clearing by compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{P\phi}{(N + 1)}$$

- f: Counter frequency
- P $\phi$ : Operating frequency
- N: TGR set value

### 9.9.4 Conflict between TCNT Write and Clear Operations


If the counter clearing signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and the TCNT write is not performed. Figure 9.46 shows the timing in this case.



**Figure 9.46 Conflict between TCNT Write and Clear Operations**

### 9.9.5 Conflict between TCNT Write and Increment Operations

If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence and TCNT is not incremented. Figure 9.47 shows the timing in this case.




**Figure 9.47 Conflict between TCNT Write and Increment Operations**

### 9.9.6 Conflict between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes precedence and the compare match signal is disabled. A compare match also does not occur when the same value as before is written.

Figure 9.48 shows the timing in this case.




**Figure 9.48 Conflict between TGR Write and Compare Match**

### 9.9.7 Conflict between Buffer Register Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the data transferred to TGR by the buffer operation will be the write data.

Figure 9.49 shows the timing in this case.




**Figure 9.49 Conflict between Buffer Register Write and Compare Match**

### 9.9.8 Conflict between TGR Read and Input Capture

If the input capture signal is generated in the T1 state of a TGR read cycle, the data that is read will be the data after input capture transfer.

Figure 9.50 shows the timing in this case.




**Figure 9.50 Conflict between TGR Read and Input Capture**

### 9.9.9 Conflict between TGR Write and Input Capture

If the input capture signal is generated in the  $T_2$  state of a TGR write cycle, the input capture operation takes precedence and the write to TGR is not performed.

Figure 9.51 shows the timing in this case.




**Figure 9.51 Conflict between TGR Write and Input Capture**

### 9.9.10 Conflict between Buffer Register Write and Input Capture

If the input capture signal is generated in the T2 state of a buffer register write cycle, the buffer operation takes precedence and the write to the buffer register is not performed.

Figure 9.52 shows the timing in this case.




**Figure 9.52 Conflict between Buffer Register Write and Input Capture**

### 9.9.11 Conflict between Overflow/Underflow and Counter Clearing

If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing takes precedence.

Figure 9.53 shows the operation timing when a TGR compare match is specified as the clearing source, and H'FFFF is set in TGR.




**Figure 9.53 Conflict between Overflow and Counter Clearing**

### 9.9.12 Conflict between TCNT Write and Overflow/Underflow

If an overflow/underflow occurs due to increment/decrement in the T2 state of a TCNT write cycle, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 9.54 shows the operation timing when there is conflict between TCNT write and overflow.



**Figure 9.54 Conflict between TCNT Write and Overflow**

### **9.9.13 Multiplexing of I/O Pins**

In this LSI, the TCLKA input pin is multiplexed with the TIOCC0 I/O pin, the TCLKB input pin with the TIOCD0 I/O pin, the TCLKC input pin with the TIOCB1 I/O pin, and the TCLKD input pin with the TIOCB2 I/O pin. When an external clock is input, compare match output should not be performed from a multiplexed pin.

### **9.9.14 Interrupts and Module Stop Mode**

If module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module stop mode.

# Section 10 Programmable Pulse Generator (PPG)

The programmable pulse generator (PPG) provides pulse outputs by using the 16-bit timer pulse unit (TPU) as a time base. The PPG pulse outputs are divided into 4-bit groups (groups 3 to 0) that can operate both simultaneously and independently. Figure 10.1 shows a block diagram of the PPG.

## 10.1 Features

- 16-bit output data
- Four output groups
- Selectable output trigger signals
- Non-overlapping mode
- Can operate together with the data transfer controller (DTC)
- Inverted output can be set
- Module stop mode can be set




Figure 10.1 Block Diagram of PPG

## 10.2 Input/Output Pins

Table 10.1 shows the PPG pin configuration.

**Table 10.1 Pin Configuration**

| <b>Pin Name</b> | <b>I/O</b> | <b>Function</b>      |
|-----------------|------------|----------------------|
| PO15            | Output     | Group 3 pulse output |
| PO14            | Output     |                      |
| PO13            | Output     |                      |
| PO12            | Output     |                      |
| PO11            | Output     | Group 2 pulse output |
| PO10            | Output     |                      |
| PO9             | Output     |                      |
| PO8             | Output     |                      |
| PO7             | Output     | Group 1 pulse output |
| PO6             | Output     |                      |
| PO5             | Output     |                      |
| PO4             | Output     |                      |
| PO3             | Output     | Group 0 pulse output |
| PO2             | Output     |                      |
| PO1             | Output     |                      |
| PO0             | Output     |                      |

## 10.3 Register Descriptions

The PPG has the following registers.

- Next data enable register H (NDERH)
- Next data enable register L (NDERL)
- Output data register H (PODRH)
- Output data register L (PODRL)
- Next data register H (NDRH)
- Next data register L (NDRL)
- PPG output control register (PCR)
- PPG output mode register (PMR)

### 10.3.1 Next Data Enable Registers H, L (NDERH, NDERL)

NDERH and NDERL enable/disable pulse output on a bit-by-bit basis.

- NDERH

|               |        |        |        |        |        |        |       |       |
|---------------|--------|--------|--------|--------|--------|--------|-------|-------|
| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1     | 0     |
| Bit Name      | NDER15 | NDER14 | NDER13 | NDER12 | NDER11 | NDER10 | NDER9 | NDER8 |
| Initial Value | 0      | 0      | 0      | 0      | 0      | 0      | 0     | 0     |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W   | R/W   |

- NDERL

|               |       |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| Bit Name      | NDER7 | NDER6 | NDER5 | NDER4 | NDER3 | NDER2 | NDER1 | NDER0 |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

- NDERH

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | NDER15   | 0             | R/W | Next Data Enable 15 to 8  |
| 6   | NDER14   | 0             | R/W | When a bit is set to 1, the value in the corresponding NDRH bit is transferred to the PODRH bit by the selected output trigger. Values are not transferred from NDRH to PODRH for cleared bits. |
| 5   | NDER13   | 0             | R/W |   |
| 4   | NDER12   | 0             | R/W |   |
| 3   | NDER11   | 0             | R/W |   |
| 2   | NDER10   | 0             | R/W |   |
| 1   | NDER9    | 0             | R/W |   |
| 0   | NDER8    | 0             | R/W |   |

- NDERL

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | NDER7    | 0             | R/W | Next Data Enable 7 to 0   |
| 6   | NDER6    | 0             | R/W | When a bit is set to 1, the value in the corresponding NDRL bit is transferred to the PODRL bit by the selected output trigger. Values are not transferred from NDRL to PODRL for cleared bits. |
| 5   | NDER5    | 0             | R/W |   |
| 4   | NDER4    | 0             | R/W |   |
| 3   | NDER3    | 0             | R/W |   |
| 2   | NDER2    | 0             | R/W |   |
| 1   | NDER1    | 0             | R/W |   |
| 0   | NDER0    | 0             | R/W |   |

### 10.3.2 Output Data Registers H, L (PODRH, PODRL)

PODRH and PODRL store output data for use in pulse output. A bit that has been set for pulse output by NDER is read-only and cannot be modified.

- PODRH

|               |       |       |       |       |       |       |      |      |
|---------------|-------|-------|-------|-------|-------|-------|------|------|
| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1    | 0    |
| Bit Name      | POD15 | POD14 | POD13 | POD12 | POD11 | POD10 | POD9 | POD8 |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0    | 0    |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W  | R/W  |

- PODRL

|               |      |      |      |      |      |      |      |      |
|---------------|------|------|------|------|------|------|------|------|
| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | POD7 | POD6 | POD5 | POD4 | POD3 | POD2 | POD2 | POD0 |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |

- PODRH

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 7   | POD15    | 0             | R/W | Output Data Register 15 to 8   |
| 6   | POD14    | 0             | R/W | For bits which have been set to pulse output by NDERH, the output trigger transfers NDRH values to this register during PPG operation. While NDERH is set to 1, the CPU cannot write to this register. While NDERH is cleared, the initial output value of the pulse can be set. |
| 5   | POD13    | 0             | R/W |  |
| 4   | POD12    | 0             | R/W |  |
| 3   | POD11    | 0             | R/W |  |
| 2   | POD10    | 0             | R/W |  |
| 1   | POD9     | 0             | R/W |  |
| 0   | POD8     | 0             | R/W |  |

- PODRL

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 7   | POD7     | 0             | R/W | Output Data Register 7 to 0  |
| 6   | POD6     | 0             | R/W | For bits which have been set to pulse output by NDERL, the output trigger transfers NDRL values to this register during PPG operation. While NDERL is set to 1, the CPU cannot write to this register. While NDERL is cleared, the initial output value of the pulse can be set. |
| 5   | POD5     | 0             | R/W |  |
| 4   | POD4     | 0             | R/W |  |
| 3   | POD3     | 0             | R/W |  |
| 2   | POD2     | 0             | R/W |  |
| 1   | POD1     | 0             | R/W |  |
| 0   | POD0     | 0             | R/W |  |

### 10.3.3 Next Data Registers H, L (NDRH, NDRL)

NDRH and NDRL store the next data for pulse output. The NDR addresses differ depending on whether pulse output groups have the same output trigger or different output triggers.

- NDRH

| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1    | 0    |
|---------------|-------|-------|-------|-------|-------|-------|------|------|
| Bit Name      | NDR15 | NDR14 | NDR13 | NDR12 | NDR11 | NDR10 | NDR9 | NDR8 |
| Initial Value | 0     | 0     | 0     | 0     | 0     | 0     | 0    | 0    |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W  | R/W  |

- NDRL

| Bit           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---------------|------|------|------|------|------|------|------|------|
| Bit Name      | NDR7 | NDR6 | NDR5 | NDR4 | NDR3 | NDR2 | NDR1 | NDR0 |
| Initial Value | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W           | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  | R/W  |

- NDRH

If pulse output groups 2 and 3 have the same output trigger, all eight bits are mapped to the same address and can be accessed at one time, as shown below.

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | NDR15    | 0             | R/W | Next Data Register 15 to 8  |
| 6   | NDR14    | 0             | R/W | The register contents are transferred to the corresponding PODRH bits by the output trigger specified with PCR. |
| 5   | NDR13    | 0             | R/W |   |
| 4   | NDR12    | 0             | R/W |   |
| 3   | NDR11    | 0             | R/W |   |
| 2   | NDR10    | 0             | R/W |   |
| 1   | NDR9     | 0             | R/W |   |
| 0   | NDR8     | 0             | R/W |   |

If pulse output groups 2 and 3 have different output triggers, the upper four bits and lower four bits are mapped to different addresses as shown below.

| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 7      | NDR15    | 0             | R/W | Next Data Register 15 to 12   |
| 6      | NDR14    | 0             | R/W | The register contents are transferred to the corresponding PODRH bits by the output trigger specified with PCR. |
| 5      | NDR13    | 0             | R/W |   |
| 4      | NDR12    | 0             | R/W |   |
| 3 to 0 | —        | All 1         | —   |   |

| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 7 to 4 | —        | All 1         | —   | Reserved<br>These bits are always read as 1 and cannot be modified.   |
| 3      | NDR11    | 0             | R/W | Next Data Register 11 to 8  |
| 2      | NDR10    | 0             | R/W | The register contents are transferred to the corresponding PODRH bits by the output trigger specified with PCR. |
| 1      | NDR9     | 0             | R/W |   |
| 0      | NDR8     | 0             | R/W |   |

- NDRL

If pulse output groups 0 and 1 have the same output trigger, all eight bits are mapped to the same address and can be accessed at one time, as shown below.

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | NDR7     | 0             | R/W | Next Data Register 7 to 0   |
| 6   | NDR6     | 0             | R/W | The register contents are transferred to the corresponding PODRL bits by the output trigger specified with PCR. |
| 5   | NDR5     | 0             | R/W |   |
| 4   | NDR4     | 0             | R/W |   |
| 3   | NDR3     | 0             | R/W |   |
| 2   | NDR2     | 0             | R/W |   |
| 1   | NDR1     | 0             | R/W |   |
| 0   | NDR0     | 0             | R/W |   |

If pulse output groups 0 and 1 have different output triggers, the upper four bits and lower four bits are mapped to different addresses as shown below.

| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 7      | NDR7     | 0             | R/W | Next Data Register 7 to 4   |
| 6      | NDR6     | 0             | R/W | The register contents are transferred to the corresponding PODRL bits by the output trigger specified with PCR. |
| 5      | NDR5     | 0             | R/W |   |
| 4      | NDR4     | 0             | R/W |   |
| 3 to 0 | —        | All 1         | —   |   |

| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 7 to 4 | —        | All 1         | —   | Reserved<br>These bits are always read as 1 and cannot be modified.   |
| 3      | NDR3     | 0             | R/W | Next Data Register 3 to 0   |
| 2      | NDR2     | 0             | R/W | The register contents are transferred to the corresponding PODRL bits by the output trigger specified with PCR. |
| 1      | NDR1     | 0             | R/W |   |
| 0      | NDR0     | 0             | R/W |   |

### 10.3.4 PPG Output Control Register (PCR)

PCR selects output trigger signals on a group-by-group basis. For details on output trigger selection, refer to section 10.3.5, PPG Output Mode Register (PMR).

|               |        |        |        |        |        |        |        |        |
|---------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Bit           | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
| Bit Name      | G3CMS1 | G3CMS0 | G2CMS1 | G2CMS0 | G1CMS1 | G1CMS0 | G0CMS1 | G0CMS0 |
| Initial Value | 1      | 1      | 1      | 1      | 1      | 1      | 1      | 1      |
| R/W           | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | G3CMS1   | 1             | R/W | Group 3 Compare Match Select 1 and 0  |
| 6   | G3CMS0   | 1             | R/W | These bits select output trigger of pulse output group 3.<br>00: Compare match in TPU channel 0<br>01: Compare match in TPU channel 1<br>10: Compare match in TPU channel 2<br>11: Compare match in TPU channel 3 |
| 5   | G2CMS1   | 1             | R/W | Group 2 Compare Match Select 1 and 0  |
| 4   | G2CMS0   | 1             | R/W | These bits select output trigger of pulse output group 2.<br>00: Compare match in TPU channel 0<br>01: Compare match in TPU channel 1<br>10: Compare match in TPU channel 2<br>11: Compare match in TPU channel 3 |
| 3   | G1CMS1   | 1             | R/W | Group 1 Compare Match Select 1 and 0  |
| 2   | G1CMS0   | 1             | R/W | These bits select output trigger of pulse output group 1.<br>00: Compare match in TPU channel 0<br>01: Compare match in TPU channel 1<br>10: Compare match in TPU channel 2<br>11: Compare match in TPU channel 3 |
| 1   | G0CMS1   | 1             | R/W | Group 0 Compare Match Select 1 and 0  |
| 0   | G0CMS0   | 1             | R/W | These bits select output trigger of pulse output group 0.<br>00: Compare match in TPU channel 0<br>01: Compare match in TPU channel 1<br>10: Compare match in TPU channel 2<br>11: Compare match in TPU channel 3 |

### 10.3.5 PPG Output Mode Register (PMR)

PMR selects the pulse output mode of the PPG for each group. If inverted output is selected, a low-level pulse is output when PODRH is 1 and a high-level pulse is output when PODRH is 0. If non-overlapping operation is selected, PPG updates its output values at compare match A or B of the TPU that becomes the output trigger. For details, refer to section 10.4.4, Non-Overlapping Pulse Output.


|               |       |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| Bit Name      | G3INV | G2INV | G1INV | G0INV | G3NOV | G2NOV | G1NOV | G0NOV |
| Initial Value | 1     | 1     | 1     | 1     | 0     | 0     | 0     | 0     |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | G3INV    | 1             | R/W | Group 3 Inversion<br>Selects direct output or inverted output for pulse output group 3.<br>0: Inverted output<br>1: Direct output |
| 6   | G2INV    | 1             | R/W | Group 2 Inversion<br>Selects direct output or inverted output for pulse output group 2.<br>0: Inverted output<br>1: Direct output |
| 5   | G1INV    | 1             | R/W | Group 1 Inversion<br>Selects direct output or inverted output for pulse output group 1.<br>0: Inverted output<br>1: Direct output |
| 4   | G0INV    | 1             | R/W | Group 0 Inversion<br>Selects direct output or inverted output for pulse output group 0.<br>0: Inverted output<br>1: Direct output |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 3   | G3NOV    | 0             | R/W | <p>Group 3 Non-Overlap</p> <p>Selects normal or non-overlapping operation for pulse output group 3.</p> <p>0: Normal operation (output values updated at compare match A in the selected TPU channel)</p> <p>1: Non-overlapping operation (output values updated at compare match A or B in the selected TPU channel)</p> |
| 2   | G2NOV    | 0             | R/W | <p>Group 2 Non-Overlap</p> <p>Selects normal or non-overlapping operation for pulse output group 2.</p> <p>0: Normal operation (output values updated at compare match A in the selected TPU channel)</p> <p>1: Non-overlapping operation (output values updated at compare match A or B in the selected TPU channel)</p> |
| 1   | G1NOV    | 0             | R/W | <p>Group 1 Non-Overlap</p> <p>Selects normal or non-overlapping operation for pulse output group 1.</p> <p>0: Normal operation (output values updated at compare match A in the selected TPU channel)</p> <p>1: Non-overlapping operation (output values updated at compare match A or B in the selected TPU channel)</p> |
| 0   | G0NOV    | 0             | R/W | <p>Group 0 Non-Overlap</p> <p>Selects normal or non-overlapping operation for pulse output group 0.</p> <p>0: Normal operation (output values updated at compare match A in the selected TPU channel)</p> <p>1: Non-overlapping operation (output values updated at compare match A or B in the selected TPU channel)</p> |

## 10.4 Operation


Figure 10.2 shows a schematic diagram of the PPG. PPG pulse output is enabled when the corresponding bits in NDER are set to 1. An initial output value is determined by its corresponding PODR initial setting. When the compare match event specified by PCR occurs, the corresponding NDR bit contents are transferred to PODR to update the output values. Sequential output of data of up to 16 bits is possible by writing new output data to NDR before the next compare match.



**Figure 10.2 Schematic Diagram of PPG**

### 10.4.1 Output Timing


If pulse output is enabled, the NDR contents are transferred to PODR and output when the specified compare match event occurs. Figure 10.3 shows the timing of these operations for the case of normal output in groups 2 and 3, triggered by compare match A.



**Figure 10.3 Timing of Transfer and Output of NDR Contents (Example)**

## 10.4.2 Sample Setup Procedure for Normal Pulse Output


Figure 10.4 shows a sample procedure for setting up normal pulse output.



**Figure 10.4 Setup Procedure for Normal Pulse Output (Example)**

### 10.4.3 Example of Normal Pulse Output (Example of 5-Phase Pulse Output)

Figure 10.5 shows an example in which pulse output is used for cyclic 5-phase pulse output.




**Figure 10.5 Normal Pulse Output Example (5-Phase Pulse Output)**

1. Set up TGRA in TPU which is used as the output trigger to be an output compare register. Set a cycle in TGRA so the counter will be cleared by compare match A. Set the TGIEA bit in TIER to 1 to enable the compare match/input capture A (TGIA) interrupt.
2. Write H'F8 to NDRH, and set bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 in PCR to select compare match in the TPU channel set up in the previous step to be the output trigger. Write output data H'80 in NDRH.
3. The timer counter in the TPU channel starts. When compare match A occurs, the NDRH contents are transferred to PODRH and output. The TGIA interrupt handling routine writes the next output data (H'C0) in NDRH.
4. 5-phase pulse output (one or two phases active at a time) can be obtained subsequently by writing H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive TGIA interrupts. If the DTC is set for activation by the TGIA interrupt, pulse output can be obtained without imposing a load on the CPU.




Figure 10.7 shows the timing of this operation.



**Figure 10.7 Non-Overlapping Operation and NDR Write Timing**

## 10.4.5 Sample Setup Procedure for Non-Overlapping Pulse Output


Figure 10.8 shows a sample procedure for setting up non-overlapping pulse output.



**Figure 10.8 Setup Procedure for Non-Overlapping Pulse Output (Example)**

### 10.4.6 Example of Non-Overlapping Pulse Output (Example of 4-Phase Complementary Non-Overlapping Pulse Output)

Figure 10.9 shows an example in which pulse output is used for 4-phase complementary non-overlapping pulse output.




**Figure 10.9 Non-Overlapping Pulse Output Example (4-Phase Complementary)**

1. Set up the TPU channel to be used as the output trigger channel so that TGRA and TGRB are output compare registers. Set the cycle in TGRB and the non-overlapping margin in TGRA, and set the counter to be cleared by compare match B. Set the TGIEA bit in TIER to 1 to enable the TGIA interrupt.
2. Write H'FF to NDERH, and set bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 in PCR to select compare match in the TPU channel set up in the previous step to be the output trigger. Set bits G3NOV and G2NOV in PMR to 1 to select non-overlapping pulse output. Write output data H'95 to NDRH.
3. The timer counter in the TPU channel starts. When a compare match with TGRB occurs, outputs change from 1 to 0. When a compare match with TGRA occurs, outputs change from 0 to 1 (the change from 0 to 1 is delayed by the value set in TGRA). The TGIA interrupt handling routine writes the next output data (H'65) to NDRH.
4. 4-phase complementary non-overlapping pulse output can be obtained subsequently by writing H'59, H'56, H'95... at successive TGIA interrupts. If the DTC is set for activation by a TGIA interrupt, pulse can be output without imposing a load on the CPU.

### 10.4.7 Inverted Pulse Output

If the G3INV, G2INV, G1INV, and G0INV bits in PMR are cleared to 0, values that are the inverse of the PODR contents can be output.

Figure 10.10 shows the outputs when the G3INV and G2INV bits are cleared to 0, in addition to the settings of figure 10.9.




**Figure 10.10 Inverted Pulse Output (Example)**

## 10.4.8 Pulse Output Triggered by Input Capture

Pulse output can be triggered by TPU input capture as well as by compare match. If TGRA functions as an input capture register in the TPU channel selected by PCR, pulse output will be triggered by the input capture signal.

Figure 10.11 shows the timing of this output.



**Figure 10.11 Pulse Output Triggered by Input Capture (Example)**

## 10.5 Usage Notes

### 10.5.1 Module Stop Mode Setting

PPG operation can be disabled or enabled using the module stop control register. The initial value is for PPG operation to be halted. Register access is enabled by clearing module stop mode. For details, refer to section 18, Power-Down Modes.

### 10.5.2 Operation of Pulse Output Pins

Pins PO0 to PO15 are also used for other peripheral functions such as the TPU. When output by another peripheral function is enabled, the corresponding pins cannot be used for pulse output. Note, however, that data transfer from NDR bits to PODR bits takes place, regardless of the usage of the pins.

Pin functions should be changed only under conditions in which the output trigger event will not occur.



# Section 11 8-Bit Timers (TMR)


This LSI has two units (unit 0 and unit 1) of an on-chip 8-bit timer module that comprise two 8-bit counter channels, totaling four channels. The 8-bit timer module can be used to count external events and also be used as a multifunction timer in a variety of applications, such as generation of counter reset, interrupt requests, and pulse output with a desired duty cycle using a compare-match signal with two registers.

Figures 11.1 and 11.2 show block diagrams of the 8-bit timer module (unit 0 and unit 1).


This section describes unit 0 (channels 0 and 1), which has the same functions as the other unit.

## 11.1 Features

- Selection of seven clock sources  
The counters can be driven by one of six internal clock signals (P $\phi$ /2, P $\phi$ /18, P $\phi$ /32, P $\phi$ /164, P $\phi$ /1024, or P $\phi$ /8192) or an external clock input.
- Selection of three ways to clear the counters  
The counters can be cleared on compare match A or B, or by an external reset signal.
- Timer output control by a combination of two compare match signals  
The timer output signal in each channel is controlled by a combination of two independent compare match signals, enabling the timer to output pulses with a desired duty cycle or PWM output.
- Cascading of two channels (TMR\_0 and TMR\_1)  
Operation as a 16-bit timer is possible, using TMR\_0 for the upper 8 bits and TMR\_1 for the lower 8 bits (16-bit count mode).  
TMR\_1 can be used to count TMR\_0 compare matches (compare match count mode).
- Three interrupt sources  
Compare match A, compare match B, and overflow interrupts can be requested independently.
- Generation of trigger to start A/D converter conversion



**Figure 11.1 Block Diagram of 8-Bit Timer Module (Unit 0)**



[Legend]

TCORA\_2: Time constant register A\_2

TCNT\_2: Timer counter\_2

TCORB\_2: Time constant register B\_2

TCSR\_2: Timer control/status register\_2

TCR\_2: Timer control register\_2

TCCR\_2: Timer counter control register\_2

TCORA\_3: Time constant register A\_3

TCNT\_3: Timer counter\_3

TCORB\_3: Time constant register B\_3

TCSR\_3: Timer control/status register\_3

TCR\_3: Timer control register\_3

TCCR\_3: Timer counter control register\_3

**Figure 11.2 Block Diagram of 8-Bit Timer Module (Unit 1)**

## 11.2 Input/Output Pins

Table 11.1 shows the pin configuration of the TMR.

**Table 11.1 Pin Configuration**

| Unit | Channel | Name                  | Symbol | I/O    | Function                          |
|------|---------|-----------------------|--------|--------|-----------------------------------|
| 0    | 0       | Timer output pin      | TMO0   | Output | Outputs compare match             |
|      |         | Timer clock input pin | TMCI0  | Input  | Inputs external clock for counter |
|      |         | Timer reset input pin | TMRI0  | Input  | Inputs external reset to counter  |
|      | 1       | Timer output pin      | TMO1   | Output | Outputs compare match             |
|      |         | Timer clock input pin | TMCI1  | Input  | Inputs external clock for counter |
|      |         | Timer reset input pin | TMRI1  | Input  | Inputs external reset to counter  |
| 1    | 2       | Timer output pin      | TMO2   | Output | Outputs compare match             |
|      |         | Timer clock input pin | TMCI2  | Input  | Inputs external clock for counter |
|      |         | Timer reset input pin | TMRI2  | Input  | Inputs external reset to counter  |
|      | 3       | Timer output pin      | TMO3   | Output | Outputs compare match             |
|      |         | Timer clock input pin | TMCI3  | Input  | Inputs external clock for counter |
|      |         | Timer reset input pin | TMRI3  | Input  | Inputs external reset to counter  |

## 11.3 Register Descriptions

The TMR has the following registers.

### Unit 0:

- Channel 0
  - Timer counter\_0 (TCNT\_0)
  - Time constant register A\_0 (TCORA\_0)
  - Time constant register B\_0 (TCORB\_0)
  - Timer control register\_0 (TCR\_0)
  - Timer counter control register\_0 (TCCR\_0)
  - Timer control/status register\_0 (TCSR\_0)
- Channel 1
  - Timer counter\_1 (TCNT\_1)
  - Time constant register A\_1 (TCORA\_1)
  - Time constant register B\_1 (TCORB\_1)
  - Timer control register\_1 (TCR\_1)
  - Timer counter control register\_1 (TCCR\_1)
  - Timer control/status register\_1 (TCSR\_1)

### Unit 1:

- Channel 2
  - Timer counter\_2 (TCNT\_2)
  - Time constant register A\_2 (TCORA\_2)
  - Time constant register B\_2 (TCORB\_2)
  - Timer control register\_2 (TCR\_2)
  - Timer counter control register\_2 (TCCR\_2)
  - Timer control/status register\_2 (TCSR\_2)
- Channel 3
  - Timer counter\_3 (TCNT\_3)
  - Time constant register A\_3 (TCORA\_3)
  - Time constant register B\_3 (TCORB\_3)
  - Timer control register\_3 (TCR\_3)
  - Timer counter control register\_3 (TCCR\_3)
  - Timer control/status register\_3 (TCSR\_3)

### 11.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT\_0 and TCNT\_1 comprise a single 16-bit register so they can be accessed together by a word transfer instruction. Bits CKS2 to CKS0 in TCR and bits ICKS1 and ICKS0 in TCCR are used to select a clock. TCNT can be cleared by an external reset input signal, compare match A signal, or compare match B signal. Which signal is to be used for clearing is selected by bits CCLR1 and CCLR0 in TCR. When TCNT overflows from H'FF to H'00, bit OVF in TCSR is set to 1. TCNT is initialized to H'00.

|               |        |     |     |     |     |     |     |     |        |     |     |     |     |     |     |     |
|---------------|--------|-----|-----|-----|-----|-----|-----|-----|--------|-----|-----|-----|-----|-----|-----|-----|
| Bit           | TCNT_0 |     |     |     |     |     |     |     | TCNT_1 |     |     |     |     |     |     |     |
|               | 7      | 6   | 5   | 4   | 3   | 2   | 1   | 0   | 7      | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit Name      |        |     |     |     |     |     |     |     |        |     |     |     |     |     |     |     |
| Initial Value | 0      | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0      | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W           | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W    | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

### 11.3.2 Time Constant Register A (TCORA)

TCORA is an 8-bit readable/writable register. TCORA\_0 and TCORA\_1 comprise a single 16-bit register so they can be accessed together by a word transfer instruction. The value in TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding CMFA flag in TCSR is set to 1. Note however that comparison is disabled during the T2 state of a TCORA write cycle. The timer output from the TMO pin can be freely controlled by this compare match signal (compare match A) and the settings of bits OS1 and OS0 in TCSR. TCORA is initialized to H'FF.

|               |         |     |     |     |     |     |     |     |         |     |     |     |     |     |     |     |
|---------------|---------|-----|-----|-----|-----|-----|-----|-----|---------|-----|-----|-----|-----|-----|-----|-----|
| Bit           | TCORA_0 |     |     |     |     |     |     |     | TCORA_1 |     |     |     |     |     |     |     |
|               | 7       | 6   | 5   | 4   | 3   | 2   | 1   | 0   | 7       | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit Name      |         |     |     |     |     |     |     |     |         |     |     |     |     |     |     |     |
| Initial Value | 1       | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1       | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| R/W           | R/W     | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W     | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

### 11.3.3 Time Constant Register B (TCORB)

TCORB is an 8-bit readable/writable register. TCORB\_0 and TCORB\_1 comprise a single 16-bit register so they can be accessed together by a word transfer instruction. TCORB is continually compared with the value in TCNT. When a match is detected, the corresponding CMFB flag in TCSR is set to 1. Note however that comparison is disabled during the T2 state of a TCORB write cycle. The timer output from the TMO pin can be freely controlled by this compare match signal (compare match B) and the settings of bits OS3 and OS2 in TCSR. TCORB is initialized to H'FF.

| Bit           | TCORB_0 |     |     |     |     |     |     |     | TCORB_1 |     |     |     |     |     |     |     |
|---------------|---------|-----|-----|-----|-----|-----|-----|-----|---------|-----|-----|-----|-----|-----|-----|-----|
|               | 7       | 6   | 5   | 4   | 3   | 2   | 1   | 0   | 7       | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit Name      |         |     |     |     |     |     |     |     |         |     |     |     |     |     |     |     |
| Initial Value | 1       | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1       | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| R/W           | R/W     | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W     | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

### 11.3.4 Timer Control Register (TCR)

TCR selects the TCNT clock source and the condition for clearing TCNT, and enables/disables interrupt requests.

| Bit           | 7     | 6     | 5    | 4     | 3     | 2    | 1    | 0    |
|---------------|-------|-------|------|-------|-------|------|------|------|
| Bit Name      | CMIEB | CMIEA | OVIE | CCLR1 | CCLR0 | CKS2 | CKS1 | CKS0 |
| Initial Value | 0     | 0     | 0    | 0     | 0     | 0    | 0    | 0    |
| R/W           | R/W   | R/W   | R/W  | R/W   | R/W   | R/W  | R/W  | R/W  |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 7   | CMIEB    | 0             | R/W | <p>Compare Match Interrupt Enable B</p> <p>Selects whether CMFB interrupt requests (CMIB) are enabled or disabled when the CMFB flag in TCSR is set to 1.</p> <p>0: CMFB interrupt requests (CMIB) are disabled</p> <p>1: CMFB interrupt requests (CMIB) are enabled</p> |
| 6   | CMIEA    | 0             | R/W | <p>Compare Match Interrupt Enable A</p> <p>Selects whether CMFA interrupt requests (CMIA) are enabled or disabled when the CMFA flag in TCSR is set to 1.</p> <p>0: CMFA interrupt requests (CMIA) are disabled</p> <p>1: CMFA interrupt requests (CMIA) are enabled</p> |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 5   | OVIE     | 0             | R/W | Timer Overflow Interrupt Enable<br>Selects whether OVF interrupt requests (OVI) are enabled or disabled when the OVF flag in TCSR is set to 1.<br>0: OVF interrupt requests (OVI) are disabled<br>1: OVF interrupt requests (OVI) are enabled   |
| 4   | CCLR1    | 0             | R/W | Counter Clear 1 and 0*  |
| 3   | CCLR0    | 0             | R/W | These bits select the method by which TCNT is cleared.<br>00: Clearing is disabled<br>01: Cleared by compare match A<br>10: Cleared by compare match B<br>11: Cleared at rising edge (TMRIS in TCCR is cleared to 0) of the external reset input or when the external reset input is high (TMRIS in TCCR is set to 1) |
| 2   | CKS2     | 0             | R/W | Clock Select 2 to 0*  |
| 1   | CKS1     | 0             | R/W | These bits select the clock input to TCNT and count condition. See table 11.2.  |
| 0   | CKS0     | 0             | R/W |   |

Note: \* To use an external reset or external clock, the DDR and ICR bits in the corresponding pin should be set to 0 and 1, respectively. For details, see section 8, I/O Ports.

### 11.3.5 Timer Counter Control Register (TCCR)

TCCR selects the TCNT internal clock source and controls external reset input.

|               |     |     |     |     |       |     |       |       |
|---------------|-----|-----|-----|-----|-------|-----|-------|-------|
| Bit           | 7   | 6   | 5   | 4   | 3     | 2   | 1     | 0     |
| Bit Name      | —   | —   | —   | —   | TMRIS | —   | ICKS1 | ICKS0 |
| Initial Value | 0   | 0   | 0   | 0   | 0     | 0   | 0     | 0     |
| R/W           | R/W | R/W | R/W | R/W | R/W   | R/W | R/W   | R/W   |

| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 7 to 4 | —        | 0             | R/W | Reserved<br>These bits are always read as 0. The write value should always be 0.  |
| 3      | TMRIS    | 0             | R/W | Timer Reset Input Select<br>Selects an external reset input when the CCLR1 and CCLR0 bits in TCR are B'11.<br>0: Cleared at rising edge of the external reset<br>1: Cleared when the external reset is high |
| 2      | —        | 0             | R/W | Reserved<br>This bit is always read as 0. The write value should always be 0  |
| 1      | ICKS1    | 0             | R/W | Internal Clock Select 1 and 0   |
| 0      | ICKS0    | 0             | R/W | These bits in combination with bits CKS2 to CKS0 in TCR select the internal clock. See table 11.2.  |

**Table 11.2 Clock Input to TCNT and Count Condition**

| Channel | TCR           |               |               | TCCR           |                | Description  |  |
|---------|---------------|---------------|---------------|----------------|----------------|--|--|
|         | Bit 2<br>CKS2 | Bit 1<br>CKS1 | Bit 0<br>CKS0 | Bit 1<br>ICKS1 | Bit 0<br>ICKS0 |  |  |
| TMR_0   | 0             | 0             | 0             | —              | —              | Clock input prohibited.  |  |
|         | 0             | 0             | 1             | 0              | 0              | Uses internal clock. Counts at rising edge of P $\phi$ /8.     |  |
|         |               |               |               | 0              | 1              | Uses internal clock. Counts at rising edge of P $\phi$ /2.     |  |
|         |               |               |               | 1              | 0              | Uses internal clock. Counts at falling edge of P $\phi$ /8.    |  |
|         |               |               |               | 1              | 1              | Uses internal clock. Counts at falling edge of P $\phi$ /2.    |  |
|         | 0             | 1             | 0             | 0              | 0              | Uses internal clock. Counts at rising edge of P $\phi$ /64.    |  |
|         |               |               |               | 0              | 1              | Uses internal clock. Counts at rising edge of P $\phi$ /32.    |  |
|         |               |               |               | 1              | 0              | Uses internal clock. Counts at falling edge of P $\phi$ /64.   |  |
|         |               |               |               | 1              | 1              | Uses internal clock. Counts at falling edge of P $\phi$ /32.   |  |
|         | 0             | 1             | 1             | 0              | 0              | Uses internal clock. Counts at rising edge of P $\phi$ /8192.  |  |
|         |               |               |               | 0              | 1              | Uses internal clock. Counts at rising edge of P $\phi$ /1024.  |  |
|         |               |               |               | 1              | 0              | Uses internal clock. Counts at falling edge of P $\phi$ /8192. |  |
|         |               |               |               | 1              | 1              | Uses internal clock. Counts at falling edge of P $\phi$ /1024. |  |
|         | 1             | 0             | 0             | —              | —              | Counts at TCNT_1 overflow signal <sup>*1</sup> .               |  |
|         | TMR_1         | 0             | 0             | 0              | —              | —  | Clock input prohibited.                                    |
|         |               | 0             | 0             | 1              | 0              | 0  | Uses internal clock. Counts at rising edge of P $\phi$ /8. |
| 0       |               |               |               |                | 1              | Uses internal clock. Counts at rising edge of P $\phi$ /2.     |  |
| 1       |               |               |               |                | 0              | Uses internal clock. Counts at falling edge of P $\phi$ /8.    |  |
| 1       |               |               |               |                | 1              | Uses internal clock. Counts at falling edge of P $\phi$ /2.    |  |
| 0       |               | 1             | 0             | 0              | 0              | Uses internal clock. Counts at rising edge of P $\phi$ /64.    |  |
|         |               |               |               | 0              | 1              | Uses internal clock. Counts at rising edge of P $\phi$ /32.    |  |
|         |               |               |               | 1              | 0              | Uses internal clock. Counts at falling edge of P $\phi$ /64.   |  |
|         |               |               |               | 1              | 1              | Uses internal clock. Counts at falling edge of P $\phi$ /32.   |  |
| 0       |               | 1             | 1             | 0              | 0              | Uses internal clock. Counts at rising edge of P $\phi$ /8192.  |  |
|         |               |               |               | 0              | 1              | Uses internal clock. Counts at rising edge of P $\phi$ /1024.  |  |
|         |               |               |               | 1              | 0              | Uses internal clock. Counts at falling edge of P $\phi$ /8192. |  |
|         |               |               |               | 1              | 1              | Uses internal clock. Counts at falling edge of P $\phi$ /1024. |  |
| 1       |               | 0             | 0             | —              | —              | Counts at TCNT_0 compare match A <sup>*1</sup> .               |  |

| Channel | TCR           |               |               | TCCR           |                | Description  |
|---------|---------------|---------------|---------------|----------------|----------------|--|
|         | Bit 2<br>CKS2 | Bit 1<br>CKS1 | Bit 0<br>CKS0 | Bit 1<br>ICKS1 | Bit 0<br>ICKS0 |  |
| All     | 1             | 0             | 1             | —              | —              | Uses external clock. Counts at rising edge* <sup>2</sup> .                   |
|         | 1             | 1             | 0             | —              | —              | Uses external clock. Counts at falling edge* <sup>2</sup> .                  |
|         | 1             | 1             | 1             | —              | —              | Uses external clock. Counts at both rising and falling edges* <sup>2</sup> . |

- Notes:
1. If the clock input of TMR\_0 is the TCNT\_1 overflow signal and that of TMR\_1 is the TCNT\_0 compare match signal, no incrementing clock is generated. Do not use this setting.
  2. To use the external clock, the DDR and ICR bits in the corresponding pin should be set to 0 and 1, respectively. For details, see section 8, I/O Ports.

### 11.3.6 Timer Control/Status Register (TCSR)

TCSR displays status flags, and controls compare match output.

#### • TCSR\_0

| Bit           | 7      | 6      | 5      | 4    | 3   | 2   | 1   | 0   |
|---------------|--------|--------|--------|------|-----|-----|-----|-----|
| Bit Name      | CMFB   | CMFA   | OVF    | ADTE | OS3 | OS2 | OS1 | OS0 |
| Initial Value | 0      | 0      | 0      | 0    | 0   | 0   | 0   | 0   |
| R/W           | R/(W)* | R/(W)* | R/(W)* | R/W  | R/W | R/W | R/W | R/W |

#### • TCSR\_1

| Bit           | 7      | 6      | 5      | 4 | 3   | 2   | 1   | 0   |
|---------------|--------|--------|--------|---|-----|-----|-----|-----|
| Bit Name      | CMFB   | CMFA   | OVF    | — | OS3 | OS2 | OS1 | OS0 |
| Initial Value | 0      | 0      | 0      | 1 | 0   | 0   | 0   | 0   |
| R/W           | R/(W)* | R/(W)* | R/(W)* | R | R/W | R/W | R/W | R/W |

Note: \* Only 0 can be written to this bit, to clear the flag.

- TCSR\_0

| Bit | Bit Name | Initial Value | R/W                 | Description   |
|-----|----------|---------------|---------------------|---|
| 7   | CMFB     | 0             | R/(W)* <sup>1</sup> | Compare Match Flag B<br>[Setting condition] <ul style="list-style-type: none"> <li>• When TCNT matches TCORB</li> </ul> [Clearing conditions] <ul style="list-style-type: none"> <li>• When writing 0 after reading CMFB = 1</li> <li>• When the DTC is activated by a CMIB interrupt while the DISEL bit in MRB of the DTC is 0</li> </ul> |
| 6   | CMFA     | 0             | R/(W)* <sup>1</sup> | Compare Match Flag A<br>[Setting condition] <ul style="list-style-type: none"> <li>• When TCNT matches TCORA</li> </ul> [Clearing conditions] <ul style="list-style-type: none"> <li>• When writing 0 after reading CMFA = 1</li> <li>• When the DTC is activated by a CMIA interrupt while the DISEL bit in MRB in the DTC is 0</li> </ul> |
| 5   | OVF      | 0             | R/(W)* <sup>1</sup> | Timer Overflow Flag<br>[Setting condition]<br>When TCNT overflows from H'FF to H'00<br>[Clearing condition]<br>When writing 0 after reading OVF = 1   |
| 4   | ADTE     | 0             | R/W                 | A/D Trigger Enable<br>Selects enabling or disabling of A/D converter start requests by compare match A.<br>0: A/D converter start requests by compare match A are disabled<br>1: A/D converter start requests by compare match A are enabled  |
| 3   | OS3      | 0             | R/W                 | Output Select 3 and 2* <sup>2</sup>   |
| 2   | OS2      | 0             | R/W                 | These bits select a method of TMO pin output when compare match B of TCORB and TCNT occurs.<br>00: No change when compare match B occurs<br>01: 0 is output when compare match B occurs<br>10: 1 is output when compare match B occurs<br>11: Output is inverted when compare match B occurs (toggle output)                                |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 1   | OS1      | 0             | R/W | Output Select 1 and 0* <sup>2</sup>  |
| 0   | OS0      | 0             | R/W | These bits select a method of TMO pin output when compare match A of TCORA and TCNT occurs.<br>00: No change when compare match A occurs<br>01: 0 is output when compare match A occurs<br>10: 1 is output when compare match A occurs<br>11: Output is inverted when compare match A occurs (toggle output) |

Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.

2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 until the first compare match occurs after resetting.

- TCSR\_1

| Bit | Bit Name | Initial Value | R/W                 | Description  |
|-----|----------|---------------|---------------------|--|
| 7   | CMFB     | 0             | R/(W)* <sup>1</sup> | Compare Match Flag B<br>[Setting condition]<br>When TCNT matches TCORB<br>[Clearing conditions]<br>When writing 0 after reading CMFB = 1<br>When the DTC is activated by a CMIB interrupt while the DISEL bit in MRB of the DTC is 0 |
| 6   | CMFA     | 0             | R/(W)* <sup>1</sup> | Compare Match Flag A<br>[Setting condition]<br>When TCNT matches TCORA<br>[Clearing conditions]<br>When writing 0 after reading CMFA = 1<br>When the DTC is activated by a CMIA interrupt while the DISEL bit in MRB of the DTC is 0 |
| 5   | OVF      | 0             | R/(W)* <sup>1</sup> | Timer Overflow Flag<br>[Setting condition]<br>When TCNT overflows from H'FF to H'00<br>[Clearing condition]<br>Cleared by reading OVF when OVF = 1, then writing 0 to OVF  |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 4   | —        | 1             | R   | Reserved<br>This is a read-only bit and cannot be modified.  |
| 3   | OS3      | 0             | R/W | Output Select 3 and 2 <sup>*2</sup>  |
| 2   | OS2      | 0             | R/W | These bits select a method of TMO pin output when compare match B of TCORB and TCNT occurs.<br>00: No change when compare match B occurs<br>01: 0 is output when compare match B occurs<br>10: 1 is output when compare match B occurs<br>11: Output is inverted when compare match B occurs (toggle output) |
| 1   | OS1      | 0             | R/W | Output Select 1 and 0 <sup>*2</sup>  |
| 0   | OS0      | 0             | R/W | These bits select a method of TMO pin output when compare match A of TCORA and TCNT occurs.<br>00: No change when compare match A occurs<br>01: 0 is output when compare match A occurs<br>10: 1 is output when compare match A occurs<br>11: Output is inverted when compare match A occurs (toggle output) |

- Notes:
1. Only 0 can be written to bits 7 to 5, to clear these flags.
  2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 until the first compare match occurs after resetting.

## 11.4 Operation

### 11.4.1 Pulse Output

Figure 11.3 shows an example of the 8-bit timer being used to generate a pulse output with a desired duty cycle. The control bits are set as follows:

1. In TCR, clear bit CCLR1 to 0 and set bit CCLR0 to 1 so that TCNT is cleared at a TCORA compare match.
2. In TCSR, set bits OS3 to OS0 to B'0110, causing the output to change to 1 at a TCORA compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCORA with a pulse width determined by TCORB. No software intervention is required. The output level of the 8-bit timer holds 0 until the first compare match occurs after a reset.





Figure 11.3 Example of Pulse Output

### 11.4.2 Reset Input

Figure 11.4 shows an example of the 8-bit timer being used to generate a pulse which is output after a desired delay time from a TMRI input. The control bits are set as follows:

1. Set both bits CCLR1 and CCLR0 in TCR to 1 and set the TMRIS bit in TCCR to 1 so that TCNT is cleared at the high level input of the TMRI signal.
2. In TCSR, set bits OS3 to OS0 to B'0110, causing the output to change to 1 at a TCORA compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a desired delay time from a TMRI input determined by TCORA and with a pulse width determined by TCORB and TCORA.




**Figure 11.4 Example of Reset Input**


## 11.5 Operation Timing

### 11.5.1 TCNT Count Timing

Figure 11.5 shows the TCNT count timing for internal clock input. Figure 11.6 shows the TCNT count timing for external clock input. Note that the external clock pulse width must be at least 1.5 states for incrementation at a single edge, and at least 2.5 states for incrementation at both edges. The counter will not increment correctly if the pulse width is less than these values.



**Figure 11.5 Count Timing for Internal Clock Input at Falling Edge**



**Figure 11.6 Count Timing for External Clock Input at Falling and Rising Edges**

### 11.5.2 Timing of CMFA and CMFB Setting at Compare Match

The CMFA and CMFB flags in TCSR are set to 1 by a compare match signal generated when the TCOR and TCNT values match. The compare match signal is generated at the last state in which the match is true, just before the timer counter is updated. Therefore, when the TCOR and TCNT values match, the compare match signal is not generated until the next TCNT clock input. Figure 11.7 shows this timing.




Figure 11.7 Timing of CMF Setting at Compare Match

### 11.5.3 Timing of Timer Output at Compare Match

When a compare match signal is generated, the timer output changes as specified by bits OS3 to OS0 in TCSR. Figure 11.8 shows the timing when the timer output is toggled by the compare match A signal.





Figure 11.8 Timing of Toggled Timer Output at Compare Match A

### 11.5.4 Timing of Counter Clear by Compare Match


TCNT is cleared when compare match A or B occurs, depending on the settings of bits CCLR1 and CCLR0 in TCR. Figure 11.9 shows the timing of this operation.




**Figure 11.9 Timing of Counter Clear by Compare Match**

### 11.5.5 Timing of TCNT External Reset

TCNT is cleared at the rising edge or high level of an external reset input, depending on the settings of bits CCLR1 and CCLR0 in TCR. The clear pulse width must be at least 2 states. Figures 11.10 and 11.11 show the timing of this operation.



**Figure 11.10 Timing of Clearance by External Reset (Rising Edge)**



**Figure 11.11 Timing of Clearance by External Reset (High Level)**

## 11.5.6 Timing of Overflow Flag (OVF) Setting

The OVF bit in TCSR is set to 1 when TCNT overflows (changes from H'FF to H'00). Figure 11.12 shows the timing of this operation.




Figure 11.12 Timing of OVF Setting

## 11.6 Operation with Cascaded Connection

If bits CKS2 to CKS0 in either TCR\_0 or TCR\_1 are set to B'100, the 8-bit timers of the two channels are cascaded. With this configuration, a single 16-bit timer could be used (16-bit counter mode) or compare matches of the 8-bit channel 0 could be counted by the timer of channel 1 (compare match count mode).

### 11.6.1 16-Bit Counter Mode

When bits CKS2 to CKS0 in TCR\_0 are set to B'100, the timer functions as a single 16-bit timer with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits.

#### Setting of Compare Match Flags:

- The CMF flag in TCSR\_0 is set to 1 when a 16-bit compare match event occurs.
- The CMF flag in TCSR\_1 is set to 1 when a lower 8-bit compare match event occurs.

#### Counter Clear Specification:

- If the CCLR1 and CCLR0 bits in TCR\_0 have been set for counter clear at compare match, the 16-bit counter (TCNT\_0 and TCNT\_1 together) is cleared when a 16-bit compare match event occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even if counter clear by the TMRI0 pin has been set.
- The settings of the CCLR1 and CCLR0 bits in TCR\_1 are ignored. The lower 8 bits cannot be cleared independently.

## Pin Output:

- Control of output from the TMO0 pin by bits OS3 to OS0 in TCSR\_0 is in accordance with the 16-bit compare match conditions.
- Control of output from the TMO1 pin by bits OS3 to OS0 in TCSR\_1 is in accordance with the lower 8-bit compare match conditions.

### 11.6.2 Compare Match Count Mode

When bits CKS2 to CKS0 in TCR\_1 are set to B'100, TCNT\_1 counts compare match A for channel 0. Channels 0 and 1 are controlled independently. Conditions such as setting of the CMF flag, generation of interrupts, output from the TMO pin, and counter clear are in accordance with the settings for each channel.

## 11.7 Interrupt Sources

### 11.7.1 Interrupt Sources and DTC Activation

There are three interrupt sources for the 8-bit timer (TMR\_0 or TMR\_1): CMIA, CMIB, and OVI. Their interrupt sources and priorities are shown in table 11.3. Each interrupt source is enabled or disabled by the corresponding interrupt enable bit in TCR or TCSR, and independent interrupt requests are sent for each to the interrupt controller. It is also possible to activate the DTC by means of CMIA and CMIB interrupts.

**Table 11.3 8-Bit Timer (TMR\_0 or TMR\_1) Interrupt Sources**

| Name  | Interrupt Source      | Interrupt Flag | DTC Activation             | Priority |
|-------|-----------------------|----------------|----------------------------|----------|
| CMIA0 | TCORA_0 compare match | CMFA           | Possible<br>(VNUM = 2'b00) | High     |
| CMIB0 | TCORB_0 compare match | CMFB           | Possible<br>(VNUM = 2'b01) | ↑        |
| OVI0  | TCNT_0 overflow       | OVF            | Not possible               | Low      |
| CMIA1 | TCORA_1 compare match | CMFA           | Possible<br>(VNUM = 2'b10) | High     |
| CMIB1 | TCORB_1 compare match | CMFB           | Possible<br>(VNUM = 2'b11) | ↑        |
| OVI1  | TCNT_1 overflow       | OVF            | Not possible               | Low      |

Note: VNUM is an internal signal.

## 11.7.2 A/D Converter Activation

The A/D converter can be activated only by TMR\_0 compare match A.

If the ADTE bit in TCSR\_0 is set to 1 when the CMFA flag in TCSR\_0 is set to 1 by the occurrence of TMR\_0 compare match A, a request to start A/D conversion is sent to the A/D converter. If the 8-bit timer conversion start trigger has been selected on the A/D converter side at this time, A/D conversion is started.

## 11.8 Usage Notes

### 11.8.1 Notes on Setting Cycle

If the compare match is selected for counter clear, TCNT is cleared at the last state in the cycle in which the values of TCNT and TCOR match. TCNT updates the counter value at this last state. Therefore, the counter frequency is obtained by the following formula.

$$f = \phi / (N + 1)$$

f: Counter frequency  
 $\phi$ : Operating frequency  
N: TCOR value

### 11.8.2 Conflict between TCNT Write and Clear

If a counter clear signal is generated during the  $T_2$  state of a TCNT write cycle, the clear takes priority and the write is not performed as shown in figure 11.13.





Figure 11.13 Conflict between TCNT Write and Clear

### 11.8.3 Conflict between TCNT Write and Increment


If a TCNT input clock pulse is generated during the  $T_2$  state of a TCNT write cycle, the write takes priority and the counter is not incremented as shown in figure 11.14.



**Figure 11.14 Conflict between TCNT Write and Increment**

### 11.8.4 Conflict between TCOR Write and Compare Match

If a compare match event occurs during the  $T_2$  state of a TCOR write cycle, the TCOR write takes priority and the compare match signal is inhibited as shown in figure 11.15.



**Figure 11.15 Conflict between TCOR Write and Compare Match**

## 11.8.5 Conflict between Compare Matches A and B

If compare match events A and B occur at the same time, the 8-bit timer operates in accordance with the priorities for the output statuses set for compare match A and compare match B, as shown in table 11.4.

**Table 11.4 Timer Output Priorities**

| Output Setting | Priority |
|----------------|----------|
| Toggle output  | High     |
| 1-output       | ↑        |
| 0-output       |          |
| No change      | Low      |


## 11.8.6 Switching of Internal Clocks and TCNT Operation

TCNT may be incremented erroneously depending on when the internal clock is switched. Table 11.5 shows the relationship between the timing at which the internal clock is switched (by writing to bits CKS1 and CKS0) and the TCNT operation.

When the TCNT clock is generated from an internal clock, the rising or falling edge of the internal clock pulse are always monitored. Table 11.5 assumes that the falling edge is selected. If the signal levels of the clocks before and after switching change from high to low as shown in item 3, the change is considered as the falling edge. Therefore, a TCNT clock pulse is generated and TCNT is incremented. This is similar to when the rising edge is selected.

The erroneous incrementation of TCNT can also happen when switching between rising and falling edges of the internal clock, and when switching between internal and external clocks.

**Table 11.5 Switching of Internal Clock and TCNT Operation**



- Notes:
1. Includes switching from low to stop, and from stop to low.
  2. Includes switching from stop to high.
  3. Includes switching from high to stop.
  4. Generated because the change of the signal levels is considered as a falling edge; TCNT is incremented.

### **11.8.7 Mode Setting with Cascaded Connection**

If 16-bit counter mode and compare match count mode are specified at the same time, input clocks for TCNT\_0 and TCNT\_1 are not generated, and the counter stops. Do not specify 16-bit counter mode and compare match count mode simultaneously.

### **11.8.8 Module Stop Mode Setting**

Operation of the TMR can be disabled or enabled using the module stop control register. The initial setting is for operation of the TMR to be halted. Register access is enabled by clearing module stop mode. For details, see section 18, Power-Down Modes.

### **11.8.9 Interrupts in Module Stop Mode**

If module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module stop mode.



## Section 12 Watchdog Timer (WDT)

The watchdog timer (WDT) is an 8-bit timer that outputs an overflow signal ( $\overline{\text{WDTOVF}}$ ) if a system crash prevents the CPU from writing to the timer counter, thus allowing it to overflow. At the same time, the WDT can also generate an internal reset signal.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows.

Figure 12.1 shows a block diagram of the WDT.


### 12.1 Features

- Selectable from eight counter input clocks
- Switchable between watchdog timer mode and interval timer mode
  - In watchdog timer mode

If the counter overflows, the WDT outputs  $\overline{\text{WDTOVF}}$ . It is possible to select whether or not the entire LSI is reset at the same time.

- In interval timer mode

If the counter overflows, the WDT generates an interval timer interrupt (WOVI).



**Figure 12.1 Block Diagram of WDT**

## 12.2 Input/Output Pin

Table 12.1 shows the WDT pin configuration.

**Table 12.1 Pin Configuration**

| Name                    | Symbol                     | I/O    | Function   |
|-------------------------|----------------------------|--------|--|
| Watchdog timer overflow | $\overline{\text{WDTOVF}}$ | Output | Outputs a counter overflow signal in watchdog timer mode |

## 12.3 Register Descriptions

The WDT has the following three registers. To prevent accidental overwriting, TCSR, TCNT, and RSTCSR have to be written to in a method different from normal registers. For details, see section 12.6.1, Notes on Register Access.

- Timer counter (TCNT)
- Timer control/status register (TCSR)
- Reset control/status register (RSTCSR)

### 12.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 when the TME bit in TCSR is cleared to 0.

|               |     |     |     |     |     |     |     |     |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit Name      |     |     |     |     |     |     |     |     |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

### 12.3.2 Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

|               |        |                            |     |   |   |      |      |      |
|---------------|--------|----------------------------|-----|---|---|------|------|------|
| Bit           | 7      | 6                          | 5   | 4 | 3 | 2    | 1    | 0    |
| Bit Name      | OVF    | WT/ $\overline{\text{IT}}$ | TME | — | — | CKS2 | CKS1 | CKS0 |
| Initial Value | 0      | 0                          | 0   | 1 | 1 | 0    | 0    | 0    |
| R/W           | R/(W)* | R/W                        | R/W | R | R | R/W  | R/W  | R/W  |

Note: \* Only 0 can be written to this bit, to clear the flag.

| Bit  | Bit Name | Initial Value | R/W    | Description   |
|------|----------|---------------|--------|---|
| 7    | OVF      | 0             | R/(W)* | <p>Overflow Flag</p> <p>Indicates that TCNT has overflowed in interval timer mode. Only 0 can be written to this bit, to clear the flag.</p> <p>[Setting condition]</p> <p>When TCNT overflows in interval timer mode (changes from H'FF to H'00)</p> <p>When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.</p> <p>[Clearing condition]</p> <p>Cleared by reading TCSR when OVF = 1, then writing 0 to OVF</p>                                      |
| 6    | WT/IT    | 0             | R/W    | <p>Timer Mode Select</p> <p>Selects whether the WDT is used as a watchdog timer or interval timer.</p> <p>0: Interval timer mode</p> <p>    When TCNT overflows, an interval timer interrupt (WOVI) is requested.</p> <p>1: Watchdog timer mode</p> <p>    When TCNT overflows, the <math>\overline{\text{WDTOVF}}</math> signal is output.</p>   |
| 5    | TME      | 0             | R/W    | <p>Timer Enable</p> <p>When this bit is set to 1, TCNT starts counting. When this bit is cleared, TCNT stops counting and is initialized to H'00.</p>   |
| 4, 3 | —        | All 1         | R      | <p>Reserved</p> <p>These are read-only bits and cannot be modified.</p>   |
| 2    | CKS2     | 0             | R/W    | Clock Select 2 to 0   |
| 1    | CKS1     | 0             | R/W    | Select the clock source to be input to TCNT. The overflow cycle for $P\phi = 20$ MHz is indicated in parentheses.   |
| 0    | CKS0     | 0             | R/W    | <p>000: Clock <math>P\phi/2</math> (cycle: 25.6 <math>\mu\text{s}</math>)</p> <p>001: Clock <math>P\phi/64</math> (cycle: 819.2 <math>\mu\text{s}</math>)</p> <p>010: Clock <math>P\phi/128</math> (cycle: 1.6 ms)</p> <p>011: Clock <math>P\phi/512</math> (cycle: 6.6 ms)</p> <p>100: Clock <math>P\phi/2048</math> (cycle: 26.2 ms)</p> <p>101: Clock <math>P\phi/8192</math> (cycle: 104.9 ms)</p> <p>110: Clock <math>P\phi/32768</math> (cycle: 419.4 ms)</p> <p>111: Clock <math>P\phi/131072</math> (cycle: 1.68 s)</p> |

Note: \* Only 0 can be written to this bit, to clear the flag.

### 12.3.3 Reset Control/Status Register (RSTCSR)

RSTCSR controls the generation of the internal reset signal when TCNT overflows, and selects the type of internal reset signal. RSTCSR is initialized to H'1F by a reset signal from the  $\overline{\text{RES}}$  pin, but not by the WDT internal reset signal caused by WDT overflows.

|               |        |      |     |   |   |   |   |   |
|---------------|--------|------|-----|---|---|---|---|---|
| Bit           | 7      | 6    | 5   | 4 | 3 | 2 | 1 | 0 |
| Bit Name      | WOVF   | RSTE | —   | — | — | — | — | — |
| Initial Value | 0      | 0    | 0   | 1 | 1 | 1 | 1 | 1 |
| R/W           | R/(W)* | R/W  | R/W | R | R | R | R | R |

Note: \* Only 0 can be written to this bit, to clear the flag.

| Bit    | Bit Name | Initial Value | R/W    | Description   |
|--------|----------|---------------|--------|---|
| 7      | WOVF     | 0             | R/(W)* | <p>Watchdog Timer Overflow Flag</p> <p>This bit is set when TCNT overflows in watchdog timer mode. This bit cannot be set in interval timer mode, and only 0 can be written.</p> <p>[Setting condition]</p> <p>When TCNT overflows (changed from H'FF to H'00) in watchdog timer mode</p> <p>[Clearing condition]</p> <p>Reading RSTCSR when WOVF = 1, and then writing 0 to WOVF</p> |
| 6      | RSTE     | 0             | R/W    | <p>Reset Enable</p> <p>Specifies whether or not this LSI is internally reset if TCNT overflows during watchdog timer operation.</p> <p>0: LSI is not reset even if TCNT overflows (Though this LSI is not reset, TCNT and TCSR in WDT are reset)</p> <p>1: LSI is reset if TCNT overflows</p>   |
| 5      | —        | 0             | R/W    | <p>Reserved</p> <p>Although this bit is readable/writable, reading from or writing to this bit does not affect operation.</p>   |
| 4 to 0 | —        | All 1         | R      | <p>Reserved</p> <p>These are read-only bits and cannot be modified.</p>   |

Note: \* Only 0 can be written to this bit, to clear the flag.

## 12.4 Operation

### 12.4.1 Watchdog Timer Mode

To use the WDT in watchdog timer mode, set both the  $\overline{WT/IT}$  and TME bits in TCSR to 1.


During watchdog timer operation, if TCNT overflows without being rewritten because of a system crash or other error, the  $\overline{WDTOVF}$  signal is output. This ensures that TCNT does not overflow while the system is operating normally. Software must prevent TCNT overflows by rewriting the TCNT value (normally H'00 is written) before overflow occurs. This  $\overline{WDTOVF}$  signal can be used to reset the LSI internally in watchdog timer mode.

If TCNT overflows when the RSTE bit in RSTCSR is set to 1, a signal that resets this LSI internally is generated at the same time as the  $\overline{WDTOVF}$  signal. If a reset caused by a signal input to the  $\overline{RES}$  pin occurs at the same time as a reset caused by a WDT overflow, the  $\overline{RES}$  pin reset has priority and the WOVF bit in RSTCSR is cleared to 0.

The  $\overline{WDTOVF}$  signal is output for 133 states with  $P\phi$  when RSTE = 1 in RSTCSR, and for 130 states with  $P\phi$  when RSTE = 0 in RSTCSR. The internal reset signal is output for 519 states with  $P\phi$ .

When the RSTE bit = 1, an internal reset signal is generated. As this signal resets the system clock control register (SCKCR), the magnification power of  $P\phi$  to the input clock becomes the initial value. When the RSTE bit = 0, no internal reset signal is generated. Therefore, the setting of SCKCR is retained and the magnification power of  $P\phi$  to the input clock does not change.

When TCNT overflows in watchdog timer mode, the WOVF bit in RSTCSR is set to 1. If TCNT overflows when the RSTE bit in RSTCSR is set to 1, an internal reset signal is generated for the entire LSI.



Notes: 1. If TCNT overflows when the RSTE bit is set to 1, an internal reset signal is generated.  
 2. 130 states when the RSTE bit is cleared to 0.


**Figure 12.2 Operation in Watchdog Timer Mode**

### 12.4.2 Interval Timer Mode

To use the WDT as an interval timer, set the  $\overline{WT/IT}$  bit to 0 and the TME bit to 1 in TCSR.

When the WDT is used as an interval timer, an interval timer interrupt (WOVI) is generated each time the TCNT overflows. Therefore, an interrupt can be generated at intervals.

When the TCNT overflows in interval timer mode, an interval timer interrupt (WOVI) is requested at the same time the OVF bit in the TCSR is set to 1.



**Figure 12.3 Operation in Interval Timer Mode**

## 12.5 Interrupt Source

During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. The OVF flag must be cleared to 0 in the interrupt handling routine.

**Table 12.2 WDT Interrupt Source**

| Name | Interrupt Source | Interrupt Flag | DTC Activation |
|------|------------------|----------------|----------------|
| WOVI | TCNT overflow    | OVF            | Impossible     |

## 12.6 Usage Notes

### 12.6.1 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers in being more difficult to write to. The procedures for writing to and reading these registers are given below.

**Writing to TCNT, TCSR, and RSTCSR:** TCNT and TCSR must be written to by a word transfer instruction. They cannot be written to by a byte transfer instruction.


For writing, TCNT and TCSR are assigned to the same address. Accordingly, perform data transfer as shown in figure 12.4. The transfer instruction writes the lower byte data to TCNT or TCSR.

To write to RSTCSR, execute a word transfer instruction for address H'FFA6. A byte transfer instruction cannot be used to write to RSTCSR.


The method of writing 0 to the WOVI bit in RSTCSR differs from that of writing to the RSTE bit in RSTCSR. Perform data transfer as shown in figure 12.4.

At data transfer, the transfer instruction clears the WOVI bit to 0, but has no effect on the RSTE bit. To write to the RSTE bit, perform data transfer as shown in figure 12.4. In this case, the transfer instruction writes the value in bit 6 of the lower byte to the RSTE bit, but has no effect on the WOVI bit.


TCNT write or writing to the RSTE bit in RSTCSR:



TCSR write:



Writing 0 to the WOVF bit in RSTCSR:




**Figure 12.4 Writing to TCNT, TCSR, and RSTCSR**

**Reading from TCNT, TCSR, and RSTCSR:** These registers can be read from in the same way as other registers. For reading, TCSR is assigned to address H'FFA4, TCNT to address H'FFA5, and RSTCSR to address H'FFA7.

### 12.6.2 Conflict between Timer Counter (TCNT) Write and Increment

If a TCNT clock pulse is generated during the T2 state of a TCNT write cycle, the write takes priority and the timer counter is not incremented. Figure 12.5 shows this operation.



**Figure 12.5 Conflict between TCNT Write and Increment**

### 12.6.3 Changing Values of Bits CKS2 to CKS0

If bits CKS2 to CKS0 in TCSR are written to while the WDT is operating, errors could occur in the incrementation. The watchdog timer must be stopped (by clearing the TME bit to 0) before the values of bits CKS2 to CKS0 are changed.

### 12.6.4 Switching between Watchdog Timer Mode and Interval Timer Mode

If the timer mode is switched from watchdog timer mode to interval timer mode while the WDT is operating, errors could occur in the incrementation. The watchdog timer must be stopped (by clearing the TME bit to 0) before switching the timer mode.

### 12.6.5 Internal Reset in Watchdog Timer Mode

This LSI is not reset internally if TCNT overflows while the RSTE bit is cleared to 0 during watchdog timer mode operation, but TCNT and TCSR of the WDT are reset.

TCNT, TCSR, and RSTCR cannot be written to while the  $\overline{\text{WDTOVF}}$  signal is low. Also note that a read of the WOVF flag is not recognized during this period. To clear the WOVF flag, therefore, read TCSR after the  $\overline{\text{WDTOVF}}$  signal goes high, and then write 0 to the WOVF flag.

### 12.6.6 System Reset by $\overline{\text{WDTOVF}}$ Signal

If the  $\overline{\text{WDTOVF}}$  signal is input to the  $\overline{\text{RES}}$  pin, this LSI will not be initialized correctly. Make sure that the  $\overline{\text{WDTOVF}}$  signal is not input logically to the  $\overline{\text{RES}}$  pin. To reset the entire system by means of the  $\overline{\text{WDTOVF}}$  signal, use a circuit like that shown in figure 12.6.




Figure 12.6 Circuit for System Reset by  $\overline{\text{WDTOVF}}$  Signal (Example)

## 12.6.7 Transition to Watchdog Timer Mode or Software Standby Mode

When the WDT operates in watchdog timer mode, a transition to software standby mode is not made even when the SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1. Instead, a transition to sleep mode is made.

To transit to software standby mode, the SLEEP instruction must be executed after halting the WDT (clearing the TME bit to 0).

When the WDT operates in interval timer mode, a transition to software standby mode is made through execution of the SLEEP instruction when the SSBY bit in SBYCR is set to 1.

# Section 13 Serial Communication Interface (SCI)

This LSI has four independent serial communication interface (SCI) channels. The SCI can handle both asynchronous and clocked synchronous serial communication. Asynchronous serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function). The SCI also supports the smart card (IC card) interface supporting ISO/IEC 7816-3 (Identification Card) as an extended asynchronous communication mode. Figure 13.1 shows a block diagram of the SCI.

## 13.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously. Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected  
The external clock can be selected as a transfer clock source (except for the smart card interface).
- Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode 7-bit data)
- Four interrupt sources  
The interrupt sources are transmit-end, transmit-data-empty, receive-data-full, and receive error. The transmit-data-empty and receive-data-full interrupt sources can activate the DTC.
- Module stop mode can be set

### Asynchronous Mode:


- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in case of a framing error
- Average transfer rate generator (SCI\_2 only)  
10.667-MHz operation: 460.606 kbps or 115.152 kbps can be selected  
16-MHz operation: 720 kbps, 460.784 kbps, or 115.196 kbps can be selected  
32-MHz operation: 720 kbps

## Clocked Synchronous Mode:

- Data length: 8 bits
- Receive error detection: Overrun errors

## Smart Card Interface:

- An error signal can be automatically transmitted on detection of a parity error during reception
- Data can be automatically re-transmitted on receiving an error signal during transmission
- Both direct convention and inverse convention are supported



**Figure 13.1 Block Diagram of SCI**

## 13.2 Input/Output Pins

Table 13.1 lists the pin configuration of the SCI.

**Table 13.1 Pin Configuration**

| Channel | Pin Name* | I/O    | Function                       |
|---------|-----------|--------|--------------------------------|
| 0       | SCK0      | I/O    | Channel 0 clock input/output   |
|         | RxD0      | Input  | Channel 0 receive data input   |
|         | TxD0      | Output | Channel 0 transmit data output |
| 1       | SCK1      | I/O    | Channel 1 clock input/output   |
|         | RxD1      | Input  | Channel 1 receive data input   |
|         | TxD1      | Output | Channel 1 transmit data output |
| 2       | SCK2      | I/O    | Channel 2 clock input/output   |
|         | RxD2      | Input  | Channel 2 receive data input   |
|         | TxD2      | Output | Channel 2 transmit data output |
| 4       | SCK4      | I/O    | Channel 4 clock input/output   |
|         | RxD4      | Input  | Channel 4 receive data input   |
|         | TxD4      | Output | Channel 4 transmit data output |

Note: \* Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.

## 13.3 Register Descriptions

The SCI has the following registers. Some bits in the serial mode register (SMR), serial status register (SSR), and serial control register (SCR) have different functions in different modes—normal serial communication interface mode and smart card interface mode; therefore, the bits are described separately for each mode in the corresponding register sections.

### Channel 0:

- Receive shift register\_0 (RSR\_0)
- Transmit shift register\_0 (TSR\_0)
- Receive data register\_0 (RDR\_0)
- Transmit data register\_0 (TDR\_0)
- Serial mode register\_0 (SMR\_0)
- Serial control register\_0 (SCR\_0)
- Serial status register\_0 (SSR\_0)
- Smart card mode register\_0 (SCMR\_0)
- Bit rate register\_0 (BRR\_0)

### **Channel 1:**

- Receive shift register\_1 (RSR\_1)
- Transmit shift register\_1 (TSR\_1)
- Receive data register\_1 (RDR\_1)
- Transmit data register\_1 (TDR\_1)
- Serial mode register\_1 (SMR\_1)
- Serial control register\_1 (SCR\_1)
- Serial status register\_1 (SSR\_1)
- Smart card mode register\_1 (SCMR\_1)
- Bit rate register\_1 (BRR\_1)

### **Channel 2:**

- Receive shift register\_2 (RSR\_2)
- Transmit shift register\_2 (TSR\_2)
- Receive data register\_2 (RDR\_2)
- Transmit data register\_2 (TDR\_2)
- Serial mode register\_2 (SMR\_2)
- Serial control register\_2 (SCR\_2)
- Serial status register\_2 (SSR\_2)
- Smart card mode register\_2 (SCMR\_2)
- Bit rate register\_2 (BRR\_2)
- Serial extended mode register\_2 (SEMR\_2) (SCI\_2 only)

### **Channel 4:**

- Receive shift register\_4 (RSR\_4)
- Transmit shift register\_4 (TSR\_4)
- Receive data register\_4 (RDR\_4)
- Transmit data register\_4 (TDR\_4)
- Serial mode register\_4 (SMR\_4)
- Serial control register\_4 (SCR\_4)
- Serial status register\_4 (SSR\_4)
- Smart card mode register\_4 (SCMR\_4)
- Bit rate register\_4 (BRR\_4)

### 13.3.1 Receive Shift Register (RSR)

RSR is a shift register which is used to receive serial data input from the RxD pin and converts it into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

### 13.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one frame of serial data, it transfers the received serial data from RSR to RDR where it is stored. This allows RSR to receive the next data. Since RSR and RDR function as a double buffer in this way, continuous receive operations can be performed. After confirming that the RDRF bit in SSR is set to 1, read RDR only once. RDR cannot be written to by the CPU.

| Bit           | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|---|---|---|---|---|---|---|---|
| Bit Name      |   |   |   |   |   |   |   |   |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W           | R | R | R | R | R | R | R | R |

### 13.3.3 Transmit Data Register (TDR)

TDR is an 8-bit register that stores transmit data. When the SCI detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The double-buffered structures of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR when one frame of data is transmitted, the SCI transfers the written data to TSR to continue transmission. Although TDR can be read from or written to by the CPU at all times, to achieve reliable serial transmission, write transmit data to TDR for only once after confirming that the TDRE bit in SSR is set to 1.

| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|
| Bit Name      |     |     |     |     |     |     |     |     |
| Initial Value | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

### 13.3.4 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first automatically transfers transmit data from TDR to TSR, and then sends the data to the TxD pin. TSR cannot be directly accessed by the CPU.

### 13.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator clock source. Some bits in SMR have different functions in normal mode and smart card interface mode.

- When SMIF in SCMR = 0

|               |              |     |     |              |      |     |      |      |
|---------------|--------------|-----|-----|--------------|------|-----|------|------|
| Bit           | 7            | 6   | 5   | 4            | 3    | 2   | 1    | 0    |
| Bit Name      | C/ $\bar{A}$ | CHR | PE  | O/ $\bar{E}$ | STOP | MP  | CKS1 | CKS0 |
| Initial Value | 0            | 0   | 0   | 0            | 0    | 0   | 0    | 0    |
| R/W           | R/W          | R/W | R/W | R/W          | R/W  | R/W | R/W  | R/W  |

- When SMIF in SCMR = 1

|               |     |     |     |              |      |      |      |      |
|---------------|-----|-----|-----|--------------|------|------|------|------|
| Bit           | 7   | 6   | 5   | 4            | 3    | 2    | 1    | 0    |
| Bit Name      | GM  | BLK | PE  | O/ $\bar{E}$ | BCP1 | BCP0 | CKS1 | CKS0 |
| Initial Value | 0   | 0   | 0   | 0            | 0    | 0    | 0    | 0    |
| R/W           | R/W | R/W | R/W | R/W          | R/W  | R/W  | R/W  | R/W  |

#### Bit Functions in Normal Serial Communication Interface Mode (When SMIF in SCMR = 0):

| Bit | Bit Name     | Initial Value | R/W | Description   |
|-----|--------------|---------------|-----|---|
| 7   | C/ $\bar{A}$ | 0             | R/W | Communication Mode<br>0: Asynchronous mode<br>1: Clocked synchronous mode   |
| 6   | CHR          | 0             | R/W | Character Length (valid only in asynchronous mode)<br>0: Selects 8 bits as the data length.<br>1: Selects 7 bits as the data length. LSB-first is fixed and the MSB (bit 7) in TDR is not transmitted in transmission.<br>In clocked synchronous mode, a fixed data length of 8 bits is used.             |
| 5   | PE           | 0             | R/W | Parity Enable (valid only in asynchronous mode)<br>When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. For a multiprocessor format, parity bit addition and checking are not performed regardless of the PE bit setting. |

| Bit | Bit Name     | Initial Value | R/W | Description  |
|-----|--------------|---------------|-----|--|
| 4   | O/ $\bar{E}$ | 0             | R/W | Parity Mode (valid only when the PE bit is 1 in asynchronous mode)<br>0: Selects even parity.<br>1: Selects odd parity.  |
| 3   | STOP         | 0             | R/W | Stop Bit Length (valid only in asynchronous mode)<br>Selects the stop bit length in transmission.<br>0: 1 stop bit<br>1: 2 stop bits<br>In reception, only the first stop bit is checked. If the second stop bit is 0, it is treated as the start bit of the next transmit frame.  |
| 2   | MP           | 0             | R/W | Multiprocessor Mode (valid only in asynchronous mode)<br>When this bit is set to 1, the multiprocessor function is enabled. The PE bit and O/ $\bar{E}$ bit settings are invalid in multiprocessor mode.   |
| 1   | CKS1         | 0             | R/W | Clock Select 1, 0  |
| 0   | CKS0         | 0             | R/W | These bits select the clock source for the baud rate generator.<br>00: P $\phi$ clock (n = 0)<br>01: P $\phi$ /4 clock (n = 1)<br>10: P $\phi$ /16 clock (n = 2)<br>11: P $\phi$ /64 clock (n = 3)<br>For the relation between the settings of these bits and the baud rate, see section 13.3.9, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 13.3.9, Bit Rate Register (BRR)). |

#### Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 7   | GM       | 0             | R/W | GSM Mode<br>Setting this bit to 1 allows GSM mode operation. In GSM mode, the TEND set timing is put forward to 11.0 etu from the start and the clock output control function is appended. For details, see sections 13.7.6, Data Transmission (Except in Block Transfer Mode) and 13.7.8, Clock Output Control. |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 6   | BLK      | 0             | R/W | Setting this bit to 1 allows block transfer mode operation. For details, see section 13.7.3, Block Transfer Mode.  |
| 5   | PE       | 0             | R/W | Parity Enable (valid only in asynchronous mode)<br>When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. Set this bit to 1 in smart card interface mode.  |
| 4   | O/E      | 0             | R/W | Parity Mode (valid only when the PE bit is 1 in asynchronous mode)<br>0: Selects even parity<br>1: Selects odd parity<br>For details on the usage of this bit in smart card interface mode, see section 13.7.2, Data Format (Except in Block Transfer Mode).   |
| 3   | BCP1     | 0             | R/W | Basic Clock Pulse 1,0  |
| 2   | BCP0     | 0             | R/W | These bits select the number of basic clock cycles in a 1-bit data transfer time in smart card interface mode.<br>00: 32 clock cycles (S = 32)<br>01: 64 clock cycles (S = 64)<br>10: 372 clock cycles (S = 372)<br>11: 256 clock cycles (S = 256)<br>For details, see section 13.7.4, Receive Data Sampling Timing and Reception Margin. S is described in section 13.3.9, Bit Rate Register (BRR).                       |
| 1   | CKS1     | 0             | R/W | Clock Select 1,0   |
| 0   | CKS0     | 0             | R/W | These bits select the clock source for the baud rate generator.<br>00: P $\phi$ clock (n = 0)<br>01: P $\phi$ /4 clock (n = 1)<br>10: P $\phi$ /16 clock (n = 2)<br>11: P $\phi$ /64 clock (n = 3)<br>For the relation between the settings of these bits and the baud rate, see section 13.3.9, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 13.3.9, Bit Rate Register (BRR)). |

Note: etu (Elementary Time Unit): 1-bit transfer time

### 13.3.6 Serial Control Register (SCR)

SCR is a register that enables/disables the following SCI transfer operations and interrupt requests, and selects the transfer clock source. For details on interrupt requests, see section 13.8, Interrupt Sources. Some bits in SCR have different functions in normal mode and smart card interface mode.

- When SMIF in SCMR = 0

|               |     |     |     |     |      |      |      |      |
|---------------|-----|-----|-----|-----|------|------|------|------|
| Bit           | 7   | 6   | 5   | 4   | 3    | 2    | 1    | 0    |
| Bit Name      | TIE | RIE | TE  | RE  | MPIE | TEIE | CKE1 | CKE0 |
| Initial Value | 0   | 0   | 0   | 0   | 0    | 0    | 0    | 0    |
| R/W           | R/W | R/W | R/W | R/W | R/W  | R/W  | R/W  | R/W  |

- When SMIF in SCMR = 1

|               |     |     |     |     |      |      |      |      |
|---------------|-----|-----|-----|-----|------|------|------|------|
| Bit           | 7   | 6   | 5   | 4   | 3    | 2    | 1    | 0    |
| Bit Name      | TIE | RIE | TE  | RE  | MPIE | TEIE | CKE1 | CKE0 |
| Initial Value | 0   | 0   | 0   | 0   | 0    | 0    | 0    | 0    |
| R/W           | R/W | R/W | R/W | R/W | R/W  | R/W  | R/W  | R/W  |

#### Bit Functions in Normal Serial Communication Interface Mode (When SMIF in SCMR = 0):

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | TIE      | 0             | R/W | <p>Transmit Interrupt Enable</p> <p>When this bit is set to 1, a TXI interrupt request is enabled.</p> <p>A TXI interrupt request can be cancelled by reading 1 from the TDRE flag and then clearing the flag to 0, or by clearing the TIE bit to 0.</p>                                  |
| 6   | RIE      | 0             | R/W | <p>Receive Interrupt Enable</p> <p>When this bit is set to 1, RXI and ERI interrupt requests are enabled.</p> <p>RXI and ERI interrupt requests can be cancelled by reading 1 from the RDRF, FER, PER, or ORER flag and then clearing the flag to 0, or by clearing the RIE bit to 0.</p> |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 5   | TE       | 0             | R/W | <p>Transmit Enable</p> <p>When this bit is set to 1, transmission is enabled. Under this condition, serial transmission is started by writing transmit data to TDR, and clearing the TDRE flag in SSR to 0. Note that SMR should be set prior to setting the TE bit to 1 in order to designate the transmission format.</p> <p>If transmission is halted by clearing this bit to 0, the TDRE flag in SSR is fixed 1.</p>   |
| 4   | RE       | 0             | R/W | <p>Receive Enable</p> <p>When this bit is set to 1, reception is enabled. Under this condition, serial reception is started by detecting the start bit in asynchronous mode or the synchronous clock input in clocked synchronous mode. Note that SMR should be set prior to setting the RE bit to 1 in order to designate the reception format.</p> <p>Even if reception is halted by clearing this bit to 0, the RDRF, FER, PER, and ORER flags are not affected and the previous value is retained.</p>   |
| 3   | MPIE     | 0             | R/W | <p>Multiprocessor Interrupt Enable (valid only when the MP bit in SMR is 1 in asynchronous mode)</p> <p>When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and ORER status flags in SSR is disabled. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, see section 13.5, Multiprocessor Communication Function.</p> <p>When receive data including MPB = 0 in SSR is being received, transfer of the received data from RSR to RDR, detection of reception errors, and the settings of RDRF, FER, and ORER flags in SSR are not performed. When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is automatically cleared to 0, and RXI and ERI interrupt requests (in the case where the TIE and RIE bits in SCR are set to 1) and setting of the FER and ORER flags are enabled.</p> |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 2   | TEIE     | 0             | R/W | <p>Transmit End Interrupt Enable</p> <p>When this bit is set to 1, a TEI interrupt request is enabled. A TEI interrupt request can be cancelled by reading 1 from the TDRE flag and then clearing the flag to 0 in order to clear the TEND flag to 0, or by clearing the TEIE bit to 0.</p>  |
| 1   | CKE1     | 0             | R/W | Clock Enable 1, 0  |
| 0   | CKE0     | 0             | R/W | <p>These bits select the clock source and SCK pin function.</p> <ul style="list-style-type: none"> <li>• Asynchronous mode</li> </ul> <p>00: On-chip baud rate generator<br/>(SCK pin functions as I/O port.)</p> <p>01: On-chip baud rate generator<br/>(Outputs a clock with the same frequency as the bit rate from the SCK pin.)</p> <p>1X: External clock<br/>(Inputs a clock with a frequency 16 times the bit rate from the SCK pin.)</p> <ul style="list-style-type: none"> <li>• Clocked synchronous mode</li> </ul> <p>0X: Internal clock<br/>(SCK pin functions as clock output.)</p> <p>1X: External clock<br/>(SCK pin functions as clock input.)</p> |

Note: X: Don't care

## Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 7   | TIE      | 0             | R/W | <p>Transmit Interrupt Enable</p> <p>When this bit is set to 1, a TXI interrupt request is enabled.</p> <p>A TXI interrupt request can be cancelled by reading 1 from the TDRE flag and then clearing the flag to 0, or by clearing the TIE bit to 0.</p>   |
| 6   | RIE      | 0             | R/W | <p>Receive Interrupt Enable</p> <p>When this bit is set to 1, RXI and ERI interrupt requests are enabled.</p> <p>RXI and ERI interrupt requests can be cancelled by reading 1 from the RDRF, FER, PER, or ORER flag and then clearing the flag to 0, or by clearing the RIE bit to 0.</p>  |
| 5   | TE       | 0             | R/W | <p>Transmit Enable</p> <p>When this bit is set to 1, transmission is enabled. Under this condition, serial transmission is started by writing transmit data to TDR, and clearing the TDRE flag in SSR to 0. Note that SMR should be set prior to setting the TE bit to 1 in order to designate the transmission format.</p> <p>If transmission is halted by clearing this bit to 0, the TDRE flag in SSR is fixed 1.</p>   |
| 4   | RE       | 0             | R/W | <p>Receive Enable</p> <p>When this bit is set to 1, reception is enabled. Under this condition, serial reception is started by detecting the start bit in asynchronous mode or the synchronous clock input in clocked synchronous mode. Note that SMR should be set prior to setting the RE bit to 1 in order to designate the reception format.</p> <p>Even if reception is halted by clearing this bit to 0, the RDRF, FER, PER, and ORER flags are not affected and the previous value is retained.</p> |
| 3   | MPIE     | 0             | R/W | <p>Multiprocessor Interrupt Enable (valid only when the MP bit in SMR is 1 in asynchronous mode)</p> <p>Write 0 to this bit in smart card interface mode.</p>  |
| 2   | TEIE     | 0             | R/W | <p>Transmit End Interrupt Enable</p> <p>Write 0 to this bit in smart card interface mode.</p>  |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 1   | CKE1     | 0             | R/W | Clock Enable 1, 0  |
| 0   | CKE0     | 0             | R/W | <p>These bits control the clock output from the SCK pin. In GSM mode, clock output can be dynamically switched. For details, see section 13.7.8, Clock Output Control.</p> <ul style="list-style-type: none"> <li>When GM in SMR = 0           <ul style="list-style-type: none"> <li>00: Output disabled (SCK pin functions as I/O port.)</li> <li>01: Clock output</li> <li>1X: Reserved</li> </ul> </li> <li>When GM in SMR = 1           <ul style="list-style-type: none"> <li>00: Output fixed low</li> <li>01: Clock output</li> <li>10: Output fixed high</li> <li>11: Clock output</li> </ul> </li> </ul> |

### 13.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. TDRE, RDRF, ORER, PER, and FER can only be cleared. Some bits in SSR have different functions in normal mode and smart card interface mode.

- When SMIF in SCMR = 0

| Bit           | 7      | 6      | 5      | 4      | 3      | 2    | 1   | 0    |
|---------------|--------|--------|--------|--------|--------|------|-----|------|
| Bit Name      | TDRE   | RDRF   | ORER   | FRE    | PER    | TEND | MPB | MPBT |
| Initial Value | 1      | 0      | 0      | 0      | 0      | 1    | 0   | 0    |
| R/W           | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R    | R   | R/W  |

Note: \* Only 0 can be written, to clear the flag.

- When SMIF in SCMR = 1

| Bit           | 7      | 6      | 5      | 4      | 3      | 2    | 1   | 0    |
|---------------|--------|--------|--------|--------|--------|------|-----|------|
| Bit Name      | TDRE   | RDRF   | ORER   | ERS    | PER    | TEND | MPB | MPBT |
| Initial Value | 1      | 0      | 0      | 0      | 0      | 1    | 0   | 0    |
| R/W           | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R    | R   | R/W  |

Note: \* Only 0 can be written, to clear the flag.

## Bit Functions in Normal Serial Communication Interface Mode (When SMIF in SCMR = 0):

| Bit | Bit Name | Initial Value | R/W    | Description  |
|-----|----------|---------------|--------|--|
| 7   | TDRE     | 1             | R/(W)* | <p>Transmit Data Register Empty</p> <p>Indicates whether TDR contains transmit data.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"><li>• When the TE bit in SCR is 0</li><li>• When data is transferred from TDR to TSR</li></ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"><li>• When 0 is written to TDRE after reading TDRE = 1</li><li>• When a TXI interrupt request is issued allowing DTC to write data to TDR</li></ul>   |
| 6   | RDRF     | 0             | R/(W)* | <p>Receive Data Register Full</p> <p>Indicates whether receive data is stored in RDR.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"><li>• When serial reception ends normally and receive data is transferred from RSR to RDR</li></ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"><li>• When 0 is written to RDRF after reading RDRF = 1</li><li>• When an RXI interrupt request is issued allowing DTC to read data from RDR</li></ul> <p>The RDRF flag is not affected and retains its previous value when the RE bit in SCR is cleared to 0.</p> <p>Note that when the next serial reception is completed while the RDRF flag is being set to 1, an overrun error occurs and the received data is lost.</p> |

| Bit | Bit Name | Initial Value | R/W    | Description  |
|-----|----------|---------------|--------|--|
| 5   | ORER     | 0             | R/(W)* | <p>Overrun Error</p> <p>Indicates that an overrun error has occurred during reception and the reception ends abnormally.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When the next serial reception is completed while RDRF = 1</li> </ul> <p>In RDR, receive data prior to an overrun error occurrence is retained, but data received after the overrun error occurrence is lost. When the ORER flag is set to 1, subsequent serial reception cannot be performed. Note that, in clocked synchronous mode, serial transmission also cannot continue.</p> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 0 is written to ORER after reading ORER = 1</li> </ul> <p>Even when the RE bit in SCR is cleared, the ORER flag is not affected and retains its previous value.</p>  |
| 4   | FER      | 0             | R/(W)* | <p>Framing Error</p> <p>Indicates that a framing error has occurred during reception in asynchronous mode and the reception ends abnormally.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When the stop bit is 0</li> </ul> <p>In 2-stop-bit mode, only the first stop bit is checked whether it is 1 but the second stop bit is not checked. Note that receive data when the framing error occurs is transferred to RDR, however, the RDRF flag is not set. In addition, when the FER flag is being set to 1, the subsequent serial reception cannot be performed. In clocked synchronous mode, serial transmission also cannot continue.</p> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 0 is written to FER after reading FER = 1</li> </ul> <p>Even when the RE bit in SCR is cleared, the FER flag is not affected and retains its previous value.</p> |

| Bit | Bit Name | Initial Value | R/W    | Description  |
|-----|----------|---------------|--------|--|
| 3   | PER      | 0             | R/(W)* | <p>Parity Error</p> <p>Indicates that a parity error has occurred during reception in asynchronous mode and the reception ends abnormally.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When a parity error is detected during reception Receive data when the parity error occurs is transferred to RDR, however, the RDRF flag is not set. Note that when the PER flag is being set to 1, the subsequent serial reception cannot be performed. In clocked synchronous mode, serial transmission also cannot continue.</li> </ul> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 0 is written to PER after reading PER = 1 Even when the RE bit in SCR is cleared, the PER bit is not affected and retains its previous value.</li> </ul> |
| 2   | TEND     | 1             | R      | <p>Transmit End</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When the TE bit in SCR is 0</li> <li>When TDRE = 1 at transmission of the last bit of a transmit character</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When 0 is written to TDRE after reading TDRE = 1</li> <li>When a TXI interrupt request is issued allowing DTC to write data to TDR</li> </ul>   |
| 1   | MPB      | 0             | R      | <p>Multiprocessor Bit</p> <p>Stores the multiprocessor bit value in the receive frame. When the RE bit in SCR is cleared to 0 its previous state is retained.</p>  |
| 0   | MPBT     | 0             | R/W    | <p>Multiprocessor Bit Transfer</p> <p>Sets the multiprocessor bit value to be added to the transmit frame.</p>   |

Note: \* Only 0 can be written, to clear the flag.

## Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):

| Bit | Bit Name | Initial Value | R/W    | Description  |
|-----|----------|---------------|--------|--|
| 7   | TDRE     | 1             | R/(W)* | <p>Transmit Data Register Empty</p> <p>Indicates whether TDR contains transmit data.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"><li>• When the TE bit in SCR is 0</li><li>• When data is transferred from TDR to TSR</li></ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"><li>• When 0 is written to TDRE after reading TDRE = 1</li><li>• When a TXI interrupt request is issued allowing DTC to write data to TDR</li></ul>   |
| 6   | RDRF     | 0             | R/(W)* | <p>Receive Data Register Full</p> <p>Indicates whether receive data is stored in RDR.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"><li>• When serial reception ends normally and receive data is transferred from RSR to RDR</li></ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"><li>• When 0 is written to RDRF after reading RDRF = 1</li><li>• When an RXI interrupt request is issued allowing DTC to read data from RDR</li></ul> <p>The RDRF flag is not affected and retains its previous value even when the RE bit in SCR is cleared to 0.</p> <p>Note that when the next reception is completed while the RDRF flag is being set to 1, an overrun error occurs and the received data is lost.</p> |

| Bit | Bit Name | Initial Value | R/W    | Description   |
|-----|----------|---------------|--------|---|
| 5   | ORER     | 0             | R/(W)* | <p>Overrun Error</p> <p>Indicates that an overrun error has occurred during reception and the reception ends abnormally.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When the next serial reception is completed while RDRF = 1</li> </ul> <p>In RDR, the receive data prior to an overrun error occurrence is retained, but data received following the overrun error occurrence is lost. When the ORER flag is set to 1, subsequent serial reception cannot be performed. Note that, in clocked synchronous mode, serial transmission also cannot continue.</p> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 0 is written to ORER after reading ORER = 1</li> </ul> <p>Even when the RE bit in SCR is cleared, the ORER flag is not affected and retains its previous value.</p> |
| 4   | ERS      | 0             | R/(W)* | <p>Error Signal Status</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When a low error signal is sampled</li> </ul> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 0 is written to ERS after reading ERS = 1</li> </ul>   |
| 3   | PER      | 0             | R/(W)* | <p>Parity Error</p> <p>Indicates that a parity error has occurred during reception in asynchronous mode and the reception ends abnormally.</p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When a parity error is detected during reception</li> </ul> <p>Receive data when the parity error occurs is transferred to RDR, however, the RDRF flag is not set. Note that when the PER flag is being set to 1, the subsequent serial reception cannot be performed. In clocked synchronous mode, serial transmission also cannot continue.</p> <p>[Clearing condition]</p> <ul style="list-style-type: none"> <li>When 0 is written to PER after reading PER = 1</li> </ul> <p>Even when the RE bit in SCR is cleared, the PER flag is not affected and retains its previous value.</p>                             |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 2   | TEND     | 1             | R   | <p>Transmit End</p> <p>This bit is set to 1 when no error signal is sent from the receiving side and the next transmit data is ready to be transferred to TDR.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>• When both the TE and ERS bits in SCR are 0</li> <li>• When ERS = 0 and TDRE = 1 after a specified time passed after completion of 1-byte data transfer. The set timing depends on the register setting as follows: <ul style="list-style-type: none"> <li>When GM = 0 and BLK = 0, 2.5 etu after transmission start</li> <li>When GM = 0 and BLK = 1, 1.5 etu after transmission start</li> <li>When GM = 1 and BLK = 0, 1.0 etu after transmission start</li> <li>When GM = 1 and BLK = 1, 1.0 etu after transmission start</li> </ul> </li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>• When 0 is written to TEND after reading TEND = 1</li> <li>• When a TXI interrupt request is issued allowing DTC to write the next data to TDR</li> </ul> |
| 1   | MPB      | 0             | R   | <p>Multiprocessor Bit</p> <p>Not used in smart card interface mode.</p>  |
| 0   | MPBT     | 0             | R/W | <p>Multiprocessor Bit Transfer</p> <p>Write 0 to this bit in smart card interface mode.</p>  |

Note: \* Only 0 can be written, to clear the flag.

### 13.3.8 Smart Card Mode Register (SCMR)

SCMR selects smart card interface mode and its format.

|               |   |   |   |   |      |      |   |      |
|---------------|---|---|---|---|------|------|---|------|
| Bit           | 7 | 6 | 5 | 4 | 3    | 2    | 1 | 0    |
| Bit Name      | — | — | — | — | SDIR | SINV | — | SMIF |
| Initial Value | 1 | 1 | 1 | 1 | 0    | 0    | 1 | 0    |
| R/W           | R | R | R | R | R/W  | R/W  | R | R/W  |

| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 7 to 4 | —        | All 1         | R   | Reserved<br>These are read-only bits and cannot be modified.  |
| 3      | SDIR     | 0             | R/W | Smart Card Data Transfer Direction<br>Selects the serial/parallel conversion format.<br>0: Transfer with LSB-first<br>1: Transfer with MSB-first<br>This bit is valid only when the 8-bit data format is used for transmission/reception; when the 7-bit data format is used, data is always transmitted/received with LSB-first.   |
| 2      | SINV     | 0             | R/W | Smart Card Data Invert<br>Inverts the transmit/receive data logic level. This bit does not affect the logic level of the parity bit. To invert the parity bit, invert the O/E bit in SMR.<br>0: TDR contents are transmitted as they are. Receive data is stored as it is in RDR.<br>1: TDR contents are inverted before being transmitted. Receive data is stored in inverted form in RDR. |
| 1      | —        | 1             | R   | Reserved<br>This is a read-only bit and cannot be modified.   |
| 0      | SMIF     | 0             | R/W | Smart Card Interface Mode Select<br>When this bit is set to 1, smart card interface mode is selected.<br>0: Normal asynchronous or clocked synchronous mode<br>1: Smart card interface mode   |

### 13.3.9 Bit Rate Register (BRR)

BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control independently for each channel, different bit rates can be set for each channel. Table 13.2 shows the relationships between the N setting in BRR and bit rate B for normal asynchronous mode and clocked synchronous mode, and smart card interface mode. The initial value of BRR is H'FF, and it can be read from or written to by the CPU at all times.

**Table 13.2 Relationships between N Setting in BRR and Bit Rate B**

| Mode                      | Bit Rate  | Error  |
|---------------------------|---|--|
| Asynchronous mode         | $N = \frac{P\phi \times 10^6}{64 \times 2^{2n-1} \times B} - 1$ | $\text{Error (\%)} = \left\{ \frac{P\phi \times 10^6}{B \times 64 \times 2^{2n-1} \times (N + 1)} - 1 \right\} \times 100$ |
| Clocked synchronous mode  | $N = \frac{P\phi \times 10^6}{8 \times 2^{2n-1} \times B} - 1$  |  |
| Smart card interface mode | $N = \frac{P\phi \times 10^6}{S \times 2^{2n+1} \times B} - 1$  | $\text{Error (\%)} = \left\{ \frac{P\phi \times 10^6}{B \times S \times 2^{2n+1} \times (N + 1)} - 1 \right\} \times 100$  |

[Legend]

B: Bit rate (bit/s)

N: BRR setting for baud rate generator ( $0 \leq N \leq 255$ )

$P\phi$ : Operating frequency (MHz)

n and S: Determined by the SMR settings shown in the following table.

| SMR Setting |      |   | SMR Setting |      |     |
|-------------|------|---|-------------|------|-----|
| CKS1        | CKS0 | n | BCP1        | BCP0 | S   |
| 0           | 0    | 0 | 0           | 0    | 32  |
| 0           | 1    | 1 | 0           | 1    | 64  |
| 1           | 0    | 2 | 1           | 0    | 372 |
| 1           | 1    | 3 | 1           | 1    | 256 |

Table 13.3 shows sample N settings in BRR in normal asynchronous mode. Table 13.4 shows the maximum bit rate settable for each operating frequency. Tables 13.6 and 13.8 show sample N settings in BRR in clocked synchronous mode and smart card interface mode, respectively. In smart card interface mode, the number of basic clock cycles S in a 1-bit data transfer time can be selected. For details, see section 13.7.4, Receive Data Sampling Timing and Reception Margin. Tables 13.5 and 13.7 show the maximum bit rates with external clock input.

**Table 13.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)**

| Bit Rate<br>(bit/s) | Operating Frequency P $\phi$ (MHz) |     |           |        |     |           |    |     |           |    |     |           |
|---------------------|------------------------------------|-----|-----------|--------|-----|-----------|----|-----|-----------|----|-----|-----------|
|                     | 8                                  |     |           | 9.8304 |     |           | 10 |     |           | 12 |     |           |
|                     | n                                  | N   | Error (%) | n      | N   | Error (%) | n  | N   | Error (%) | n  | N   | Error (%) |
| 110                 | 2                                  | 141 | 0.03      | 2      | 174 | -0.26     | 2  | 177 | -0.25     | 2  | 212 | 0.03      |
| 150                 | 2                                  | 103 | 0.16      | 2      | 127 | 0.00      | 2  | 129 | 0.16      | 2  | 155 | 0.16      |
| 300                 | 1                                  | 207 | 0.16      | 1      | 255 | 0.00      | 2  | 64  | 0.16      | 2  | 77  | 0.16      |
| 600                 | 1                                  | 103 | 0.16      | 1      | 127 | 0.00      | 1  | 129 | 0.16      | 1  | 155 | 0.16      |
| 1200                | 0                                  | 207 | 0.16      | 0      | 255 | 0.00      | 1  | 64  | 0.16      | 1  | 77  | 0.16      |
| 2400                | 0                                  | 103 | 0.16      | 0      | 127 | 0.00      | 0  | 129 | 0.16      | 0  | 155 | 0.16      |
| 4800                | 0                                  | 51  | 0.16      | 0      | 63  | 0.00      | 0  | 64  | 0.16      | 0  | 77  | 0.16      |
| 9600                | 0                                  | 25  | 0.16      | 0      | 31  | 0.00      | 0  | 32  | -1.36     | 0  | 38  | 0.16      |
| 19200               | 0                                  | 12  | 0.16      | 0      | 15  | 0.00      | 0  | 15  | 1.73      | 0  | 19  | -2.34     |
| 31250               | 0                                  | 7   | 0.00      | 0      | 9   | -1.70     | 0  | 9   | 0.00      | 0  | 11  | 0.00      |
| 38400               | —                                  | —   | —         | 0      | 7   | 0.00      | 0  | 7   | 1.73      | 0  | 9   | -2.34     |

| Bit Rate<br>(bit/s) | Operating Frequency P $\phi$ (MHz) |     |           |    |     |           |         |     |           |    |     |           |
|---------------------|------------------------------------|-----|-----------|----|-----|-----------|---------|-----|-----------|----|-----|-----------|
|                     | 12.288                             |     |           | 14 |     |           | 14.7456 |     |           | 16 |     |           |
|                     | n                                  | N   | Error (%) | n  | N   | Error (%) | n       | N   | Error (%) | n  | N   | Error (%) |
| 110                 | 2                                  | 217 | 0.08      | 2  | 248 | -0.17     | 3       | 64  | 0.70      | 3  | 70  | 0.03      |
| 150                 | 2                                  | 159 | 0.00      | 2  | 181 | 0.16      | 2       | 191 | 0.00      | 2  | 207 | 0.16      |
| 300                 | 2                                  | 79  | 0.00      | 2  | 90  | 0.16      | 2       | 95  | 0.00      | 2  | 103 | 0.16      |
| 600                 | 1                                  | 159 | 0.00      | 1  | 181 | 0.16      | 1       | 191 | 0.00      | 1  | 207 | 0.16      |
| 1200                | 1                                  | 79  | 0.00      | 1  | 90  | 0.16      | 1       | 95  | 0.00      | 1  | 103 | 0.16      |
| 2400                | 0                                  | 159 | 0.00      | 0  | 181 | 0.16      | 0       | 191 | 0.00      | 0  | 207 | 0.16      |
| 4800                | 0                                  | 79  | 0.00      | 0  | 90  | 0.16      | 0       | 95  | 0.00      | 0  | 103 | 0.16      |
| 9600                | 0                                  | 39  | 0.00      | 0  | 45  | -0.93     | 0       | 47  | 0.00      | 0  | 51  | 0.16      |
| 19200               | 0                                  | 19  | 0.00      | 0  | 22  | -0.93     | 0       | 23  | 0.00      | 0  | 25  | 0.16      |
| 31250               | 0                                  | 11  | 2.40      | 0  | 13  | 0.00      | 0       | 14  | -1.70     | 0  | 15  | 0.00      |
| 38400               | 0                                  | 9   | 0.00      | —  | —   | —         | 0       | 11  | 0.00      | 0  | 12  | 0.16      |

**Table 13.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)**

| Bit Rate<br>(bit/s) | Operating Frequency P $\phi$ (MHz) |     |           |    |     |           |         |     |           |    |     |           |
|---------------------|------------------------------------|-----|-----------|----|-----|-----------|---------|-----|-----------|----|-----|-----------|
|                     | 17.2032                            |     |           | 18 |     |           | 19.6608 |     |           | 20 |     |           |
|                     | n                                  | N   | Error (%) | n  | N   | Error (%) | n       | N   | Error (%) | n  | N   | Error (%) |
| 110                 | 3                                  | 75  | 0.48      | 3  | 79  | -0.12     | 3       | 86  | 0.31      | 3  | 88  | -0.25     |
| 150                 | 2                                  | 223 | 0.00      | 2  | 233 | 0.16      | 2       | 255 | 0.00      | 3  | 64  | 0.16      |
| 300                 | 2                                  | 111 | 0.00      | 2  | 116 | 0.16      | 2       | 127 | 0.00      | 2  | 129 | 0.16      |
| 600                 | 1                                  | 223 | 0.00      | 1  | 233 | 0.16      | 1       | 255 | 0.00      | 2  | 64  | 0.16      |
| 1200                | 1                                  | 111 | 0.00      | 1  | 116 | 0.16      | 1       | 127 | 0.00      | 1  | 129 | 0.16      |
| 2400                | 0                                  | 223 | 0.00      | 0  | 233 | 0.16      | 0       | 255 | 0.00      | 1  | 64  | 0.16      |
| 4800                | 0                                  | 111 | 0.00      | 0  | 116 | 0.16      | 0       | 127 | 0.00      | 0  | 129 | 0.16      |
| 9600                | 0                                  | 55  | 0.00      | 0  | 58  | -0.69     | 0       | 63  | 0.00      | 0  | 64  | 0.16      |
| 19200               | 0                                  | 27  | 0.00      | 0  | 28  | 1.02      | 0       | 31  | 0.00      | 0  | 32  | -1.36     |
| 31250               | 0                                  | 16  | 1.20      | 0  | 17  | 0.00      | 0       | 19  | -1.70     | 0  | 19  | 0.00      |
| 38400               | 0                                  | 13  | 0.00      | 0  | 14  | -2.34     | 0       | 15  | 0.00      | 0  | 15  | 1.73      |

| Bit Rate<br>(bit/s) | Operating Frequency P $\phi$ (MHz) |     |           |    |     |           |    |     |           |    |     |           |
|---------------------|------------------------------------|-----|-----------|----|-----|-----------|----|-----|-----------|----|-----|-----------|
|                     | 25                                 |     |           | 30 |     |           | 33 |     |           | 35 |     |           |
|                     | n                                  | N   | Error (%) | n  | N   | Error (%) | n  | N   | Error (%) | n  | N   | Error (%) |
| 110                 | 3                                  | 110 | -0.02     | 3  | 132 | 0.13      | 3  | 145 | 0.33      | 3  | 154 | 0.23      |
| 150                 | 3                                  | 80  | -0.47     | 3  | 97  | -0.35     | 3  | 106 | 0.39      | 3  | 113 | -0.06     |
| 300                 | 2                                  | 162 | 0.15      | 2  | 194 | 0.16      | 2  | 214 | -0.07     | 2  | 227 | 0.00      |
| 600                 | 2                                  | 80  | -0.47     | 2  | 97  | -0.35     | 2  | 106 | 0.39      | 2  | 113 | 0.00      |
| 1200                | 1                                  | 162 | 0.15      | 1  | 194 | 0.16      | 1  | 214 | -0.07     | 1  | 227 | 0.00      |
| 2400                | 1                                  | 80  | -0.47     | 1  | 97  | -0.35     | 1  | 106 | 0.39      | 1  | 113 | 0.00      |
| 4800                | 0                                  | 162 | 0.15      | 0  | 194 | 0.16      | 0  | 214 | -0.07     | 0  | 227 | 0.00      |
| 9600                | 0                                  | 80  | -0.47     | 0  | 97  | -0.35     | 0  | 106 | 0.39      | 0  | 113 | 0.00      |
| 19200               | 0                                  | 40  | -0.76     | 0  | 48  | -0.35     | 0  | 53  | -0.54     | 0  | 56  | 0.00      |
| 31250               | 0                                  | 24  | 0.00      | 0  | 29  | 0         | 0  | 32  | 0         | 0  | 34  | 0.00      |
| 38400               | 0                                  | 19  | 1.73      | 0  | 23  | 1.73      | 0  | 26  | -0.54     | 0  | 28  | -1.78     |

**Table 13.4 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode)**

| <b>P<math>\phi</math> (MHz)</b> | <b>Maximum Bit Rate (bit/s)</b> | <b>n</b> | <b>N</b> |
|---------------------------------|---------------------------------|----------|----------|
| 8                               | 250000                          | 0        | 0        |
| 9.8304                          | 307200                          | 0        | 0        |
| 10                              | 312500                          | 0        | 0        |
| 12                              | 375000                          | 0        | 0        |
| 12.288                          | 384000                          | 0        | 0        |
| 14                              | 437500                          | 0        | 0        |
| 14.7456                         | 460800                          | 0        | 0        |
| 16                              | 500000                          | 0        | 0        |
| 17.2032                         | 537600                          | 0        | 0        |
| 18                              | 562500                          | 0        | 0        |
| 19.6608                         | 614400                          | 0        | 0        |
| 20                              | 625000                          | 0        | 0        |
| 25                              | 781250                          | 0        | 0        |
| 30                              | 937500                          | 0        | 0        |
| 33                              | 1031250                         | 0        | 0        |
| 35                              | 1093750                         | 0        | 0        |

**Table 13.5 Maximum Bit Rate with External Clock Input (Asynchronous Mode)**

| <b>P<math>\phi</math> (MHz)</b> | <b>External Input Clock (MHz)</b> | <b>Maximum Bit Rate (bit/s)</b> |
|---------------------------------|-----------------------------------|---------------------------------|
| 8                               | 2.0000                            | 125000                          |
| 9.8304                          | 2.4576                            | 153600                          |
| 10                              | 2.5000                            | 156250                          |
| 12                              | 3.0000                            | 187500                          |
| 12.288                          | 3.0720                            | 192000                          |
| 14                              | 3.5000                            | 218750                          |
| 14.7456                         | 3.6864                            | 230400                          |
| 16                              | 4.0000                            | 250000                          |
| 17.2032                         | 4.3008                            | 268800                          |
| 18                              | 4.5000                            | 281250                          |
| 19.6608                         | 4.9152                            | 307200                          |
| 20                              | 5.0000                            | 312500                          |
| 25                              | 6.2500                            | 390625                          |
| 30                              | 7.5000                            | 468750                          |
| 33                              | 8.2500                            | 515625                          |
| 35                              | 8.7500                            | 546875                          |

**Table 13.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)**

| Bit Rate<br>(bit/s) |   | Operating Frequency P <sub>φ</sub> (MHz) |   |     |   |     |   |     |  |
|---------------------|---|--|---|-----|---|-----|---|-----|--|
|                     |   | 8  |   | 10  |   | 16  |   | 20  |  |
| n                   | N | n  | N | n   | N | n   | N |     |  |
| 110                 |   |  |   |     |   |     |   |     |  |
| 250                 | 3 | 124                                      | — | —   | 3 | 249 |   |     |  |
| 500                 | 2 | 249                                      | — | —   | 3 | 124 | — | —   |  |
| 1k                  | 2 | 124                                      | — | —   | 2 | 249 | — | —   |  |
| 2.5k                | 1 | 199                                      | 1 | 249 | 2 | 99  | 2 | 124 |  |
| 5k                  | 1 | 99                                       | 1 | 124 | 1 | 199 | 1 | 249 |  |
| 10k                 | 0 | 199                                      | 0 | 249 | 1 | 99  | 1 | 124 |  |
| 25k                 | 0 | 79                                       | 0 | 99  | 0 | 159 | 0 | 199 |  |
| 50k                 | 0 | 39                                       | 0 | 49  | 0 | 79  | 0 | 99  |  |
| 100k                | 0 | 19                                       | 0 | 24  | 0 | 39  | 0 | 49  |  |
| 250k                | 0 | 7  | 0 | 9   | 0 | 15  | 0 | 19  |  |
| 500k                | 0 | 3  | 0 | 4   | 0 | 7   | 0 | 9   |  |
| 1M                  | 0 | 1  |   |     | 0 | 3   | 0 | 4   |  |
| 2.5M                |   |  | 0 | 0*  |   |     | 0 | 1   |  |
| 5M                  |   |  |   |     |   |     | 0 | 0*  |  |

**Operating Frequency P $\phi$  (MHz)**

| Bit Rate<br>(bit/s) | 25 |     | 30 |     | 33 |     | 35 |     |
|---------------------|----|-----|----|-----|----|-----|----|-----|
|                     | n  | N   | n  | N   | n  | N   | n  | N   |
| 110                 |    |     |    |     |    |     |    |     |
| 250                 |    |     |    |     |    |     |    |     |
| 500                 |    |     | 3  | 233 |    |     |    |     |
| 1k                  | 3  | 97  | 3  | 116 | 3  | 128 | 3  | 136 |
| 2.5k                | 2  | 155 | 2  | 187 | 2  | 205 | 2  | 218 |
| 5k                  | 2  | 77  | 2  | 93  | 2  | 102 | 2  | 108 |
| 10k                 | 1  | 155 | 1  | 187 | 1  | 205 | 1  | 218 |
| 25k                 | 0  | 249 | 1  | 74  | 1  | 82  | 1  | 87  |
| 50k                 | 0  | 124 | 0  | 149 | 0  | 164 | 0  | 174 |
| 100k                | 0  | 62  | 0  | 74  | 0  | 82  | 0  | 87  |
| 250k                | 0  | 24  | 0  | 29  | 0  | 32  | 0  | 34  |
| 500k                | —  | —   | 0  | 14  | —  | —   | —  | —   |
| 1M                  | —  | —   | —  | —   | —  | —   | —  | —   |
| 2.5M                | —  | —   | 0  | 2   | —  | —   | —  | —   |
| 5M                  | —  | —   | —  | —   | —  | —   | —  | —   |

[Legend]

Space: Setting prohibited.

—: Can be set, but there will be error.

\*: Continuous transmission or reception is not possible.

**Table 13.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)**

| P $\phi$ (MHz) | External Input Clock (MHz) | Maximum Bit Rate (bit/s) | P $\phi$ (MHz) | External Input Clock (MHz) | Maximum Bit Rate (bit/s) |
|----------------|----------------------------|--------------------------|----------------|----------------------------|--------------------------|
| 8              | 1.3333                     | 1333333.3                | 20             | 3.3333                     | 3333333.3                |
| 10             | 1.6667                     | 1666666.7                | 25             | 4.1667                     | 4166666.7                |
| 12             | 2.0000                     | 2000000.0                | 30             | 5.0000                     | 5000000.0                |
| 14             | 2.3333                     | 2333333.3                | 33             | 5.5000                     | 5500000.0                |
| 16             | 2.6667                     | 2666666.7                | 35             | 5.8336                     | 5833625.0                |
| 18             | 3.0000                     | 3000000.0                |                |                            |                          |

**Table 13.8 BRR Settings for Various Bit Rates (Smart Card Interface Mode, n = 0, S = 372)**

| Bit Rate<br>(bit/s) | Operating Frequency P $\phi$ (MHz) |   |           |       |   |           |         |   |           |       |   |           |
|---------------------|------------------------------------|---|-----------|-------|---|-----------|---------|---|-----------|-------|---|-----------|
|                     | 7.1424                             |   |           | 10.00 |   |           | 10.7136 |   |           | 13.00 |   |           |
|                     | n                                  | N | Error (%) | n     | N | Error (%) | n       | N | Error (%) | n     | N | Error (%) |
| 9600                | 0                                  | 0 | 0.00      | 0     | 1 | 30        | 0       | 1 | 25        | 0     | 1 | 8.99      |

| Bit Rate<br>(bit/s) | Operating Frequency P $\phi$ (MHz) |   |           |       |   |           |       |   |           |       |   |           |
|---------------------|------------------------------------|---|-----------|-------|---|-----------|-------|---|-----------|-------|---|-----------|
|                     | 14.2848                            |   |           | 16.00 |   |           | 18.00 |   |           | 20.00 |   |           |
|                     | n                                  | N | Error (%) | n     | N | Error (%) | n     | N | Error (%) | n     | N | Error (%) |
| 9600                | 0                                  | 1 | 0.00      | 0     | 1 | 12.01     | 0     | 2 | 15.99     | 0     | 2 | 6.60      |

| Bit Rate<br>(bit/s) | Operating Frequency P $\phi$ (MHz) |   |           |       |   |           |       |   |           |       |   |           |
|---------------------|------------------------------------|---|-----------|-------|---|-----------|-------|---|-----------|-------|---|-----------|
|                     | 25.00                              |   |           | 30.00 |   |           | 33.00 |   |           | 35.00 |   |           |
|                     | n                                  | N | Error (%) | n     | N | Error (%) | n     | N | Error (%) | n     | N | Error (%) |
| 9600                | 0                                  | 3 | 12.49     | 0     | 3 | 5.01      | 0     | 4 | 7.59      | 0     | 4 | 1.99      |

**Table 13.9 Maximum Bit Rate for Each Operating Frequency (Smart Card Interface Mode, S = 372)**

| P $\phi$ (MHz) | Maximum Bit Rate (bit/s) | n | N | P $\phi$ (MHz) | Maximum Bit Rate (bit/s) | n | N |
|----------------|--------------------------|---|---|----------------|--------------------------|---|---|
| 7.1424         | 9600                     | 0 | 0 | 18.00          | 24194                    | 0 | 0 |
| 10.00          | 13441                    | 0 | 0 | 20.00          | 26882                    | 0 | 0 |
| 10.7136        | 14400                    | 0 | 0 | 25.00          | 33602                    | 0 | 0 |
| 13.00          | 17473                    | 0 | 0 | 30.00          | 40323                    | 0 | 0 |
| 14.2848        | 19200                    | 0 | 0 | 33.00          | 44355                    | 0 | 0 |
| 16.00          | 21505                    | 0 | 0 | 35.00          | 47043                    | 0 | 0 |

### 13.3.10 Serial Extended Mode Register (SEMR)

SEMR selects the clock source in asynchronous mode. The basic clock is automatically specified when the average transfer rate operation is selected.


|               |     |   |   |   |      |      |      |      |
|---------------|-----|---|---|---|------|------|------|------|
| Bit           | 7   | 6 | 5 | 4 | 3    | 2    | 1    | 0    |
| Bit Name      | —   | — | — | — | ABCS | ACS2 | ACS1 | ACS0 |
| Initial Value | 0   | 0 | 0 | 0 | 0    | 0    | 0    | 0    |
| R/W           | R/W | R | R | R | R/W  | R/W  | R/W  | R/W  |

| Bit    | Bit Name | Initial Value | R/W | Description  |
|--------|----------|---------------|-----|--|
| 7      | —        | 0             | R/W | Reserved<br>This bit is always read as 0. The write value should always be 0.  |
| 6 to 4 | —        | All 0         | R   | Reserved<br>These are read-only bits and cannot be modified.   |
| 3      | ABCS     | 0             | R/W | Asynchronous Mode Basic Clock Select (valid only in asynchronous mode)<br>Selects the basic clock for a 1-bit period.<br>0: The basic clock has a frequency 16 times the transfer rate<br>1: The basic clock has a frequency 8 times the transfer rate |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 2   | ACS2     | 0             | R/W | Asynchronous Mode Clock Source Select (valid when CKE1 = 1 in asynchronous mode)   |
| 1   | ACS1     | 0             | R/W |  |
| 0   | ACS0     | 0             | R/W | <p>These bits select the clock source for the average transfer rate function. When the average transfer rate function is enabled, the basic clock is automatically specified regardless of the ABCS bit value.</p> <p>000: External clock input</p> <p>001: 115.152 kbps of average transfer rate specific to <math>P\phi = 10.667</math> MHz is selected (operated using the basic clock with a frequency 16 times the transfer rate)</p> <p>010: 460.606 kbps of average transfer rate specific to <math>P\phi = 10.667</math> MHz is selected (operated using the basic clock with a frequency 8 times the transfer rate)</p> <p>011: 720 kbps of average transfer rate specific to <math>P\phi = 32</math> MHz is selected (operated using the basic clock with a frequency 16 times the transfer rate)</p> <p>100: Setting prohibited</p> <p>101: 115.196 kbps of average transfer rate specific to <math>P\phi = 16</math> MHz is selected (operated using the basic clock with a frequency 16 times the transfer rate)</p> <p>110: 460.784 kbps of average transfer rate specific to <math>P\phi = 16</math> MHz is selected (operated using the basic clock with a frequency 16 times the transfer rate)</p> <p>111: 720 kbps of average transfer rate specific to <math>P\phi = 16</math> MHz is selected (operated using the basic clock with a frequency 8 times the transfer rate)</p> <p>The average transfer rate only supports operating frequencies of 10.667 MHz, 16 MHz, and 32 MHz.</p> |

## 13.4 Operation in Asynchronous Mode

Figure 13.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by transmit/receive data, a parity bit, and finally stop bits (high level). In asynchronous serial communication, the communication line is usually held in the mark state (high level). The SCI monitors the communication line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.



**Figure 13.2 Data Format in Asynchronous Communication  
(Example with 8-Bit Data, Parity, Two Stop Bits)**

### 13.4.1 Data Transfer Format

Table 13.10 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected according to the SMR setting. For details on the multiprocessor bit, see section 13.5, Multiprocessor Communication Function.

**Table 13.10 Serial Transfer Formats (Asynchronous Mode)**

| SMR Settings |    |    |      | Serial Transmit/Receive Format and Frame Length |   |   |   |   |   |   |   |   |    |    |    |
|--------------|----|----|------|---|---|---|---|---|---|---|---|---|----|----|----|
| CHR          | PE | MP | STOP | 1   | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| 0            | 0  | 0  | 0    | S [ 8-bit data ] STOP                           |   |   |   |   |   |   |   |   |    |    |    |
| 0            | 0  | 0  | 1    | S [ 8-bit data ] STOP STOP                      |   |   |   |   |   |   |   |   |    |    |    |
| 0            | 1  | 0  | 0    | S [ 8-bit data ] P STOP                         |   |   |   |   |   |   |   |   |    |    |    |
| 0            | 1  | 0  | 1    | S [ 8-bit data ] P STOP STOP                    |   |   |   |   |   |   |   |   |    |    |    |
| 1            | 0  | 0  | 0    | S [ 7-bit data ] STOP                           |   |   |   |   |   |   |   |   |    |    |    |
| 1            | 0  | 0  | 1    | S [ 7-bit data ] STOP STOP                      |   |   |   |   |   |   |   |   |    |    |    |
| 1            | 1  | 0  | 0    | S [ 7-bit data ] P STOP                         |   |   |   |   |   |   |   |   |    |    |    |
| 1            | 1  | 0  | 1    | S [ 7-bit data ] P STOP STOP                    |   |   |   |   |   |   |   |   |    |    |    |
| 0            | —  | 1  | 0    | S [ 8-bit data ] MPB STOP                       |   |   |   |   |   |   |   |   |    |    |    |
| 0            | —  | 1  | 1    | S [ 8-bit data ] MPB STOP STOP                  |   |   |   |   |   |   |   |   |    |    |    |
| 1            | —  | 1  | 0    | S [ 7-bit data ] MPB STOP                       |   |   |   |   |   |   |   |   |    |    |    |
| 1            | —  | 1  | 1    | S [ 7-bit data ] MPB STOP STOP                  |   |   |   |   |   |   |   |   |    |    |    |

[Legend]

S: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit

### 13.4.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the bit rate. In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Since receive data is sampled at the rising edge of the 8th pulse of the basic clock, data is latched at the middle of each bit, as shown in figure 13.3. Thus the reception margin in asynchronous mode is determined by formula (1) below.

$$M = \left\{ \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right\} \times 100 \quad [\%] \quad \cdots \text{Formula (1)}$$

M: Reception margin

N: Ratio of bit rate to clock (N = 16)

D: Duty cycle of clock (D = 0.5 to 1.0)


L: Frame length (L = 9 to 12)

F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined by the formula below.

$$M = \left( 0.5 - \frac{1}{2 \times 16} \right) \times 100 \quad [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.




**Figure 13.3 Receive Data Sampling Timing in Asynchronous Mode**

### 13.4.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input to the SCK pin can be selected as the SCI's transfer clock, according to the setting of the  $C/\bar{A}$  bit in SMR and the CKE1 and CKE0 bits in SCR. When an external clock is input to the SCK pin, the clock frequency should be 16 times the bit rate used.


When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 13.4.



**Figure 13.4 Phase Relation between Output Clock and Transmit Data (Asynchronous Mode)**

### 13.4.4 SCI Initialization (Asynchronous Mode)

Before transmitting and receiving data, first clear the TE and RE bits in SCR to 0, then initialize the SCI as described in a sample flowchart in figure 13.5. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the RDRF, PER, FER, and ORER flags, or RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization.




**Figure 13.5 Sample SCI Initialization Flowchart**

### 13.4.5 Serial Data Transmission (Asynchronous Mode)


Figure 13.6 shows an example of the operation for transmission in asynchronous mode. In transmission, the SCI operates as described below.

1. The SCI monitors the TDRE flag in SSR, and if it is cleared to 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI interrupt request is generated. Because the TXI interrupt processing routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity bit or multiprocessor bit (may be omitted depending on the format), and stop bit.
4. The SCI checks the TDRE flag at the timing for sending the stop bit.
5. If the TDRE flag is 0, the next transmit data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the mark state is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

Figure 13.7 shows a sample flowchart for transmission in asynchronous mode.



**Figure 13.6 Example of Operation for Transmission in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit)**




**Figure 13.7 Sample Serial Transmission Flowchart**

### 13.4.6 Serial Data Reception (Asynchronous Mode)

Figure 13.8 shows an example of the operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

1. The SCI monitors the communication line, and if a start bit is detected, performs internal synchronization, stores receive data in RSR, and checks the parity bit and stop bit.
2. If an overrun error (when reception of the next data is completed while the RDRF flag in SSR is still set to 1) occurs, the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.

3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt processing routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.




**Figure 13.8 Example of SCI Operation for Reception  
(Example with 8-Bit Data, Parity, One Stop Bit)**

Table 13.11 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 13.9 shows a sample flowchart for serial data reception.


**Table 13.11 SSR Status Flags and Receive Data Handling**

| SSR Status Flag |      |     |     | Receive Data       | Receive Error Type                           |
|-----------------|------|-----|-----|--------------------|--|
| RDRF*           | ORER | FER | PER |                    |  |
| 1               | 1    | 0   | 0   | Lost               | Overrun error                                |
| 0               | 0    | 1   | 0   | Transferred to RDR | Framing error                                |
| 0               | 0    | 0   | 1   | Transferred to RDR | Parity error                                 |
| 1               | 1    | 1   | 0   | Lost               | Overrun error + framing error                |
| 1               | 1    | 0   | 1   | Lost               | Overrun error + parity error                 |
| 0               | 0    | 1   | 1   | Transferred to RDR | Framing error + parity error                 |
| 1               | 1    | 1   | 1   | Lost               | Overrun error + framing error + parity error |

Note: \* The RDRF flag retains the state it had before data reception.



**Figure 13.9 Sample Serial Reception Flowchart (1)**




**Figure 13.9 Sample Serial Reception Flowchart (2)**

## 13.5 Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer to be performed among a number of processors sharing communication lines by means of asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle for the specified receiving station. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle, and if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 13.10 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends data which includes the ID code of the receiving station and a multiprocessor bit set to 1. It then transmits transmit data added with a multiprocessor bit cleared to 0. The receiving station skips data until data with a 1 multiprocessor bit is sent. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and ORER in SSR to 1 are prohibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPB bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt is generated.


When the multiprocessor format is selected, the parity bit setting is invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.



**Figure 13.10 Example of Communication Using Multiprocessor Format  
(Transmission of Data H'AA to Receiving Station A)**

### 13.5.1 Multiprocessor Serial Data Transmission


Figure 13.11 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI operations are the same as those in asynchronous mode.




**Figure 13.11 Sample Multiprocessor Serial Transmission Flowchart**

## 13.5.2 Multiprocessor Serial Data Reception

Figure 13.13 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI operations are the same as in asynchronous mode. Figure 13.12 shows an example of SCI operation for multiprocessor format reception.




**Figure 13.12 Example of SCI Operation for Reception  
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)**



- [1] SCI initialization:  
The RxD pin is automatically designated as the receive data input pin.
- [2] ID reception cycle:  
Set the MPIE bit in SCR to 1.
- [3] SCI state check, ID reception and comparison:  
Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and compare it with this station's ID. If the data is not this station's ID, set the MPIE bit to 1 again, and clear the RDRF flag to 0. If the data is this station's ID, clear the RDRF flag to 0.
- [4] SCI state check and data reception:  
Read SSR and check that the RDRF flag is set to 1, then read the data in RDR.
- [5] Receive error processing and break detection:  
If a receive error occurs, read the ORER and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the ORER and FER flags are both cleared to 0. Reception cannot be resumed if either of these flags is set to 1. In the case of a framing error, a break can be detected by reading the RxD pin value.


**Figure 13.13 Sample Multiprocessor Serial Reception Flowchart (1)**



**Figure 13.13 Sample Multiprocessor Serial Reception Flowchart (2)**

## 13.6 Operation in Clocked Synchronous Mode

Figure 13.14 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received in synchronization with clock pulses. One character in transfer data consists of 8-bit data. In data transmission, the SCI outputs data from one falling edge of the synchronization clock to the next. In data reception, the SCI receives data in synchronization with the rising edge of the synchronization clock. After 8-bit data is output, the transmission line holds the MSB output state. In clocked synchronous mode, no parity bit or multiprocessor bit is added. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that the next transmit data can be written during transmission or the previous receive data can be read during reception, enabling continuous data transfer.




**Figure 13.14 Data Format in Clocked Synchronous Communication (LSB-First)**

### 13.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of the CKE1 and CKE0 bits in SCR. When the SCI is operated on an internal clock, the synchronization clock is output from the SCK pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high. Note that in the case of reception only, the synchronization clock is output until an overrun error occurs or until the RE bit is cleared to 0.

## 13.6.2 SCI Initialization (Clocked Synchronous Mode)

Before transmitting and receiving data, first clear the TE and RE bits in SCR to 0, then initialize the SCI as described in a sample flowchart in figure 13.15. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change. When the TE bit is cleared to 0, the TDRE flag is set to 1. However, clearing the RE bit to 0 does not initialize the RDRF, PER, FER, and ORER flags, or RDR.




**Figure 13.15 Sample SCI Initialization Flowchart**

### 13.6.3 Serial Data Transmission (Clocked Synchronous Mode)


Figure 13.16 shows an example of the operation for transmission in clocked synchronous mode. In transmission, the SCI operates as described below.

1. The SCI monitors the TDRE flag in SSR, and if it is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI interrupt request is generated. Because the TXI interrupt processing routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
3. 8-bit data is sent from the TxD pin synchronized with the output clock when clock output mode has been specified and synchronized with the input clock when use of an external clock has been specified.
4. The SCI checks the TDRE flag at the timing for sending the last bit.
5. If the TDRE flag is cleared to 0, the next transmit data is transferred from TDR to TSR, and serial transmission of the next frame is started.
6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin retains the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated. The SCK pin is fixed high.

Figure 13.17 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) is set to 1. Make sure to clear the receive error flags to 0 before starting transmission. Note that clearing the RE bit to 0 does not clear the receive error flags.



**Figure 13.16 Example of Operation for Transmission in Clocked Synchronous Mode**




- [1] SCI initialization:  
The TxD pin is automatically designated as the transmit data output pin.
- [2] SCI state check and transmit data write:  
Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the TDRE flag to 0.
- [3] Serial transmission continuation procedure:  
To continue serial transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR, and then clear the TDRE flag to 0. However, the TDRE flag is checked and cleared automatically when the DTC is initiated by a transmit data empty interrupt (TXI) request and writes data to TDR.

**Figure 13.17 Sample Serial Transmission Flowchart**

### 13.6.4 Serial Data Reception (Clocked Synchronous Mode)


Figure 13.18 shows an example of SCI operation for reception in clocked synchronous mode. In serial reception, the SCI operates as described below.

1. The SCI performs internal initialization in synchronization with a synchronization clock input or output, starts receiving data, and stores the receive data in RSR.
2. If an overrun error (when reception of the next data is completed while the RDRF flag in SSR is still set to 1) occurs, the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt processing routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.



**Figure 13.18 Example of Operation for Reception in Clocked Synchronous Mode**


Transfer cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 13.19 shows a sample flowchart for serial data reception.



**Figure 13.19 Sample Serial Reception Flowchart**

### 13.6.5 Simultaneous Serial Data Transmission and Reception (Clocked Synchronous Mode)

Figure 13.20 shows a sample flowchart for simultaneous serial transmit and receive operations. After initializing the SCI, the following procedure should be used for simultaneous serial data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI has finished transmission and the TDRE and TEND flags are set to 1, clear the TE bit to 0. Then simultaneously set both the TE and RE bits to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI has finished reception, clear the RE bit to 0. Then after checking that the RDRF bit and receive error flags (OREr, FER, and PER) are cleared to 0, simultaneously set both the TE and RE bits to 1 with a single instruction.



- [1] SCI initialization:  
The TxD pin is designated as the transmit data output pin, and the RxD pin is designated as the receive data input pin, enabling simultaneous transmit and receive operations.
- [2] SCI state check and transmit data write:  
Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the TDRE flag to 0. Transition of the TDRE flag from 0 to 1 can also be identified by a TXI interrupt.
- [3] Receive error processing:  
If a receive error occurs, read the ORER flag in SSR, and after performing the appropriate error processing, clear the ORER flag to 0. Reception cannot be resumed if the ORER flag is set to 1.
- [4] SCI state check and receive data read:  
Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial transmission/reception continuation procedure:  
To continue serial transmission/reception, before the MSB (bit 7) of the current frame is received, finish reading the RDRF flag, reading RDR, and clearing the RDRF flag to 0. Also, before the MSB (bit 7) of the current frame is transmitted, read 1 from the TDRE flag to confirm that writing is possible. Then write data to TDR and clear the TDRE flag to 0. However, the TDRE flag is checked and cleared automatically when the DTC is initiated by a transmit data empty interrupt (TXI) request and writes data to TDR. Similarly, the RDRF flag is cleared automatically when the DTC is initiated by a receive data full interrupt (RXI) and reads data from RDR.

Note: When switching from transmit or receive operation to simultaneous transmit and receive operations, first clear the TE bit and RE bit to 0, then set both these bits to 1 simultaneously.


**Figure 13.20 Sample Flowchart of Simultaneous Serial Transmission and Reception**

## 13.7 Operation in Smart Card Interface Mode

The SCI supports the IC card (smart card) interface, supporting the ISO/IEC 7816-3 (Identification Card) standard, as an extended serial communication interface function. Smart card interface mode can be selected using the appropriate register.

### 13.7.1 Sample Connection

Figure 13.21 shows a sample connection between the smart card and this LSI. As in the figure, since this LSI communicates with the IC card using a single transmission line, interconnect the TxD and RxD pins and pull up the data transmission line to  $V_{cc}$  using a resistor. Setting the RE and TE bits to 1 with the IC card not connected enables closed transmission/reception allowing self diagnosis. To supply the IC card with the clock pulses generated by the SCI, input the SCK pin output to the CLK pin of the IC card. A reset signal can be supplied via the output port of this LSI.




**Figure 13.21 Pin Connection for Smart Card Interface**

### 13.7.2 Data Format (Except in Block Transfer Mode)


Figure 13.22 shows the data transfer formats in smart card interface mode.

- One frame contains 8-bit data and a parity bit in asynchronous mode.
- During transmission, at least 2 etu (elementary time unit: time required for transferring one bit) is secured as a guard time after the end of the parity bit before the start of the next frame.
- If a parity error is detected during reception, a low error signal is output for 1 etu after 10.5 etu has passed from the start bit.
- If an error signal is sampled during transmission, the same data is automatically re-transmitted after at least 2 etu.




**Figure 13.22 Data Formats in Normal Smart Card Interface Mode**

For communication with the IC cards of the direct convention and inverse convention types, follow the procedure below.



**Figure 13.23 Direct Convention (SDIR = SINV = O/E = 0)**

For the direct convention type, logic levels 1 and 0 correspond to states Z and A, respectively, and data is transferred with LSB-first as the start character, as shown in figure 13.23. Therefore, data in the start character in the figure is H'3B. When using the direct convention type, write 0 to both the SDIR and SINV bits in SCMR. Write 0 to the  $O/\bar{E}$  bit in SMR in order to use even parity, which is prescribed by the smart card standard.



**Figure 13.24 Inverse Convention (SDIR = SINV =  $O/\bar{E}$  = 1)**

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respectively and data is transferred with MSB-first as the start character, as shown in figure 13.24. Therefore, data in the start character in the figure is H'3F. When using the inverse convention type, write 1 to both the SDIR and SINV bits in SCMR. The parity bit is logic level 0 to produce even parity, which is prescribed by the smart card standard, and corresponds to state Z. Since the SNIV bit of this LSI only inverts data bits D7 to D0, write 1 to the  $O/\bar{E}$  bit in SMR to invert the parity bit in both transmission and reception.

### 13.7.3 Block Transfer Mode

Block transfer mode is different from normal smart card interface mode in the following respects.

- Even if a parity error is detected during reception, no error signal is output. Since the PER bit in SSR is set by error detection, clear the PER bit before receiving the parity bit of the next frame.
- During transmission, at least 1 etu is secured as a guard time after the end of the parity bit before the start of the next frame.
- Since the same data is not re-transmitted during transmission, the TEND flag is set 11.5 etu after transmission start.
- Although the ERS flag in block transfer mode displays the error signal status as in normal smart card interface mode, the flag is always read as 0 because no error signal is transferred.

### 13.7.4 Receive Data Sampling Timing and Reception Margin


Only the internal clock generated by the on-chip baud rate generator can be used as a transfer clock in smart card interface mode. In this mode, the SCI can operate on a basic clock with a frequency of 32, 64, 372, or 256 times the bit rate according to the BCP1 and BCP0 bit settings (the frequency is always 16 times the bit rate in normal asynchronous mode). At reception, the falling edge of the start bit is sampled using the basic clock in order to perform internal synchronization. Receive data is sampled on the 16th, 32nd, 186th and 128th rising edges of the basic clock so that it can be latched at the middle of each bit as shown in figure 13.25. The reception margin here is determined by the following formula.

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

- M: Reception margin (%)
- N: Ratio of bit rate to clock (N = 32, 64, 372, 256)
- D: Duty cycle of clock (D = 0 to 1.0)
- L: Frame length (L = 10)
- F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5, and N = 372 in the above formula, the reception margin is determined by the formula below.

$$M = \left( 0.5 - \frac{1}{2 \times 372} \right) \times 100\% = 49.866\%$$



**Figure 13.25 Receive Data Sampling Timing in Smart Card Interface Mode (When Clock Frequency is 372 Times the Bit Rate)**

### 13.7.5 Initialization

Before transmitting and receiving data, initialize the SCI using the following procedure. Initialization is also necessary before switching from transmission to reception and vice versa.

1. Clear the TE and RE bits in SCR to 0.
2. Set the ICR bit of the corresponding pin to 1.
3. Clear the error flags ERS, PER, and ORER in SSR to 0.
4. Set the GM, BLK, O/ $\bar{E}$ , BCP1, BCP0, CKS1, and CKS0 bits in SMR appropriately. Also set the PE bit to 1.
5. Set the SMIF, SDIR, and SINV bits in SCMR appropriately. When the DDR corresponding to the TxD pin is cleared to 0, the TxD and RxD pins are changed from port pins to SCI pins, placing the pins into high impedance state.
6. Set the value corresponding to the bit rate in BRR.
7. Set the CKE1 and CKE0 bits in SCR appropriately. Clear the TIE, RIE, TE, RE, MPIE, and TEIE bits to 0 simultaneously.

When the CKE0 bit is set to 1, the SCK pin is allowed to output clock pulses.

8. Set the TIE, RIE, TE, and RE bits in SCR appropriately after waiting for at least a 1-bit interval. Setting the TE and RE bits to 1 simultaneously is prohibited except for self diagnosis.

To switch from reception to transmission, first verify that reception has completed, then initialize the SCI. At the end of initialization, RE and TE should be set to 0 and 1, respectively. Reception completion can be verified by reading the RDRF, PER, or ORER flag. To switch from transmission to reception, first verify that transmission has completed, then initialize the SCI. At the end of initialization, TE and RE should be set to 0 and 1, respectively. Transmission completion can be verified by reading the TEND flag.


### 13.7.6 Data Transmission (Except in Block Transfer Mode)

Data transmission in smart card interface mode (except in block transfer mode) is different from that in normal serial communication interface mode in that an error signal is sampled and data can be re-transmitted. Figure 13.26 shows the data re-transfer operation during transmission.

1. If an error signal from the receiving end is sampled after one frame of data has been transmitted, the ERS bit in SSR is set to 1. Here, an ERI interrupt request is generated if the RIE bit in SCR is set to 1. Clear the ERS bit to 0 before the next parity bit is sampled.
2. For the frame in which an error signal is received, the TEND bit in SSR is not set to 1. Data is re-transferred from TDR to TSR allowing automatic data retransmission.
3. If no error signal is returned from the receiving end, the ERS bit in SSR is not set to 1.
4. In this case, one frame of data is determined to have been transmitted including re-transfer, and the TEND bit in SSR is set to 1. Here, a TXI interrupt request is generated if the TIE bit in SCR is set to 1. Writing transmit data to TDR starts transmission of the next data.


Figure 13.28 shows a sample flowchart for transmission. All the processing steps are automatically performed using a TXI interrupt request to activate the DTC. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus generating a TXI interrupt request if the TIE bit in SCR has been set to 1. This activates the DTC by a TXI request thus allowing transfer of transmit data if the TXI interrupt request is specified as a source of DTC activation beforehand. The TDRE and TEND flags are automatically cleared to 0 at data transfer by the DTC. If an error occurs, the SCI automatically re-transmits the same data. During re-transmission, TEND remains as 0, thus not activating the DTC. Therefore, the SCI and DTC automatically transmit the specified number of bytes, including re-transmission in the case of error occurrence. However, the ERS flag is not automatically cleared; the ERS flag must be cleared by previously setting the RIE bit to 1 to enable an ERI interrupt request to be generated at error occurrence.

When transmitting/receiving data using the DTC, be sure to set and enable the DTC prior to making SCI settings. For DTC settings, see section 7, Data Transfer Controller (DTC).




**Figure 13.26 Data Re-Transfer Operation in SCI Transmission Mode**

Note that the TEND flag is set in different timings depending on the GM bit setting in SMR. Figure 13.27 shows the TEND flag set timing.



**Figure 13.27 TEND Flag Set Timing during Transmission**



**Figure 13.28 Sample Transmission Flowchart**


### 13.7.7 Serial Data Reception (Except in Block Transfer Mode)

Data reception in smart card interface mode is similar to that in normal serial communication interface mode. Figure 13.29 shows the data re-transfer operation during reception.


1. If a parity error is detected in receive data, the PER bit in SSR is set to 1. Here, an ERI interrupt request is generated if the RIE bit in SCR is set to 1. Clear the PER bit to 0 before the next parity bit is sampled.
2. For the frame in which a parity error is detected, the RDRF bit in SSR is not set to 1.
3. If no parity error is detected, the PER bit in SSR is not set to 1.
4. In this case, data is determined to have been received successfully, and the RDRF bit in SSR is set to 1. Here, an RXI interrupt request is generated if the RIE bit in SCR is set to 1.

Figure 13.30 shows a sample flowchart for reception. All the processing steps are automatically performed using an RXI interrupt request to activate the DTC. In reception, setting the RIE bit to 1 allows an RXI interrupt request to be generated when the RDRF flag is set to 1. This activates the DTC by an RXI request thus allowing transfer of receive data if the RXI interrupt request is specified as a source of DTC activation beforehand. The RDRF flag is automatically cleared to 0 at data transfer by the DTC. If an error occurs during reception, i.e., either the ORE or PER flag is set to 1, a transmit/receive error interrupt (ERI) request is generated and the error flag must be cleared. If an error occurs, the DTC is not activated and receive data is skipped, therefore, the number of bytes of receive data specified in the DTC is transferred. Even if a parity error occurs and the PER bit is set to 1 in reception, receive data is transferred to RDR, thus allowing the data to be read.

Note: For operations in block transfer mode, see section 13.4, Operation in Asynchronous Mode.



**Figure 13.29 Data Re-Transfer Operation in SCI Reception Mode**




**Figure 13.30 Sample Reception Flowchart**

### 13.7.8 Clock Output Control

Clock output can be fixed using the CKE1 and CKE0 bits in SCR when the GM bit in SMR is set to 1. Specifically, the minimum width of a clock pulse can be specified.


Figure 13.31 shows an example of clock output fixing timing when the CKE0 bit is controlled with GM = 1 and CKE1 = 0.



**Figure 13.31 Clock Output Fixing Timing**

At power-on and transitions to/from software standby mode, use the following procedure to secure the appropriate clock duty cycle.

- At power-on
  - To secure the appropriate clock duty cycle simultaneously with power-on, use the following procedure.
    1. Initially, port input is enabled in the high-impedance state. To fix the potential level, use a pull-up or pull-down resistor.
    2. Fix the SCK pin to the specified output using the CKE1 bit in SCR.
    3. Set SMR and SCMR to enable smart card interface mode.  
Set the CKE0 bit in SCR to 1 to start clock output.
- At mode switching
  - At transition from smart card interface mode to software standby mode
    1. Set the data register (DR) and data direction register (DDR) corresponding to the SCK pin to the values for the output fixed state in software standby mode.
    2. Write 0 to the TE and RE bits in SCR to stop transmission/reception. Simultaneously, set the CKE1 bit to the value for the output fixed state in software standby mode.
    3. Write 0 to the CKE0 bit in SCR to stop the clock.
    4. Wait for one cycle of the serial clock. In the mean time, the clock output is fixed to the specified level with the duty cycle retained.
    5. Make the transition to software standby mode.
  - At transition from smart card interface mode to software standby mode
    1. Clear software standby mode.
    2. Write 1 to the CKE0 bit in SCR to start clock output. A clock signal with the appropriate duty cycle is then generated.



**Figure 13.32 Clock Stop and Restart Procedure**

## 13.8 Interrupt Sources

### 13.8.1 Interrupts in Normal Serial Communication Interface Mode

Table 13.12 shows the interrupt sources in normal serial communication interface mode. A different interrupt vector is assigned to each interrupt source, and individual interrupt sources can be enabled or disabled using the enable bits in SCR.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt request can activate the DTC to allow data transfer. The TDRE flag is automatically cleared to 0 at data transfer by the DTC.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt can activate the DTC to allow data transfer. The RDRF flag is automatically cleared to 0 at data transfer by the DTC.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. If a TEI interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority for acceptance. However, note that if the TDRE and TEND flags are cleared to 0 simultaneously by the TXI interrupt processing routine, the SCI cannot branch to the TEI interrupt processing routine later.

**Table 13.12 SCI Interrupt Sources**

| Name | Interrupt Source    | Interrupt Flag    | DTC Activation | Priority |
|------|---------------------|-------------------|----------------|----------|
| ERI  | Receive error       | ORER, FER, or PER | Not possible   | High     |
| RXI  | Receive data full   | RDRF              | Possible       | ↑        |
| TXI  | Transmit data empty | TDRE              | Possible       |          |
| TEI  | Transmit end        | TEND              | Not possible   | Low      |

## 13.8.2 Interrupts in Smart Card Interface Mode

Table 13.13 shows the interrupt sources in smart card interface mode. A transmit end (TEI) interrupt request cannot be used in this mode.

**Table 13.13 SCI Interrupt Sources**

| Name | Interrupt Source                        | Interrupt Flag    | DTC Activation | Priority |
|------|---|-------------------|----------------|----------|
| ERI  | Receive error or error signal detection | ORER, PER, or ERS | Not possible   | High     |
| RXI  | Receive data full                       | RDRF              | Possible       | ↑        |
| TXI  | Transmit data empty                     | TDRE              | Possible       | Low      |

Data transmission/reception using the DTC is also possible in smart card interface mode, similar to in the normal SCI mode. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus generating a TXI interrupt. This activates the DTC by a TXI request thus allowing transfer of transmit data if the TXI request is specified as a source of DTC activation beforehand. The TDRE and TEND flags are automatically cleared to 0 at data transfer by the DTC. If an error occurs, the SCI automatically re-transmits the same data. During re-transmission, the TEND flag remains as 0, thus not activating the DTC. Therefore, the SCI and DTC automatically transmit the specified number of bytes, including re-transmission in the case of error occurrence. However, the ERS flag in SSR, which is set at error occurrence, is not automatically cleared; the ERS flag must be cleared by previously setting the RIE bit in SCR to 1 to enable an ERI interrupt request to be generated at error occurrence.

When transmitting/receiving data using the DTC, be sure to set and enable the DTC prior to making SCI settings. For DTC settings, see section 7, Data Transfer Controller (DTC).

In reception, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. This activates the DTC by an RXI request thus allowing transfer of receive data if the RXI request is specified as a source of DTC activation beforehand. The RDRF flag is automatically cleared to 0 at data transfer by the DTC. If an error occurs, the RDRF flag is not set but the error flag is set. Therefore, the DTC is not activated and an ERI interrupt request is issued to the CPU instead; the error flag must be cleared.

## 13.9 Usage Notes

### 13.9.1 Module Stop Mode Setting

Operation of the SCI can be disabled or enabled using the module stop control register. The initial setting is for operation of the SCI to be halted. Register access is enabled by clearing module stop mode. For details, see section 18, Power-Down Modes.

### 13.9.2 Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is set, and the PER flag may also be set. Note that, since the SCI continues the receive operation even after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

### 13.9.3 Mark State and Break Detection

When the TE bit is 0, the TxD pin is used as an I/O port whose direction (input or output) and level are determined by DR and DDR. This can be used to set the TxD pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line in mark state (the state of 1) until TE is set to 1, set both DDR and DR to 1. Since the TE bit is cleared to 0 at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To send a break during serial transmission, first set DDR to 1 and DR to 0, and then clear the TE bit to 0. When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

### 13.9.4 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (ORER, FER, or RER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.


### 13.9.5 Relation between Writing to TDR and TDRE Flag

The TDRE flag in SSR is a status flag which indicates that transmit data has been transferred from TDR to TSR. When the SCI transfers data from TDR to TSR, the TDRE flag is set to 1.

Data can be written to TDR irrespective of the TDRE flag status. However, if new data is written to TDR when the TDRE flag is 0, that is, when the previous data has not been transferred to TSR yet, the previous data in TDR is lost. Be sure to write transmit data to TDR after verifying that the TDRE flag is set to 1.

### 13.9.6 Restrictions on Using DTC

- When the external clock source is used as a synchronization clock, update TDR by the DTC and wait for at least five  $\phi$  clock cycles before allowing the transmit clock to be input. If the transmit clock is input within four clock cycles after TDR modification, the SCI may malfunction (figure 13.33).
- When using the DTC to read RDR, be sure to set the receive end interrupt (RXI) as the DTC activation source.



**Figure 13.33 Sample Transmission using DTC in Clocked Synchronous Mode**

### 13.9.7 SCI Operations during Mode Transitions

**Transmission:** Before making the transition to module stop mode or software standby mode, stop the transmit operations ( $TE = TIE = TEIE = 0$ ). TSR, TDR, and SSR are reset. The states of the output pins during module stop mode or software standby mode depend on the port settings, and the pins output a high-level signal after mode cancellation. If the transition is made during data transmission, the data being transmitted will be undefined.

To transmit data in the same transmission mode after mode cancellation, set the TE bit to 1, read SSR, write to TDR, clear TDRE in this order, and then start transmission. To transmit data in a different transmission mode, initialize the SCI first.


Figure 13.34 shows a sample flowchart for mode transition during transmission. Figures 13.35 and 13.36 show the port pin states during mode transition.

Before making the transition from the transmission mode using DTC transfer to module stop mode or software standby mode, stop all transmit operations ( $TE = TIE = TEIE = 0$ ). Setting the TE and TIE bits to 1 after mode cancellation sets the TXI flag to start transmission using the DTC.


**Reception:** Before making the transition to module stop mode or software standby mode, stop the receive operations ( $RE = 0$ ). RSR, RDR, and SSR are reset. If transition is made during data reception, the data being received will be invalid.

To receive data in the same reception mode after mode cancellation, set the RE bit to 1, and then start reception. To receive data in a different reception mode, initialize the SCI first.


Figure 13.37 shows a sample flowchart for mode transition during reception.




**Figure 13.34 Sample Flowchart for Mode Transition during Transmission**



**Figure 13.35 Port Pin States during Mode Transition  
(Internal Clock, Asynchronous Transmission)**



**Figure 13.36 Port Pin States during Mode Transition  
(Internal Clock, Clocked Synchronous Transmission)**



**Figure 13.37 Sample Flowchart for Mode Transition during Reception**




# Section 14 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter that allows up to eight analog input channels to be selected.

Figure 14.1 shows a block diagram of the A/D converter.

## 14.1 Features

- 10-bit resolution
- Eight input channels
- Conversion time: 7.4  $\mu$ s per channel (at 35-MHz operation)
- Two kinds of operating modes
  - Single mode: Single-channel A/D conversion
  - Scan mode: Continuous A/D conversion on 1 to 4 channels, or 1 to 8 channels
- Eight data registers  
A/D conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three types of conversion start  
Conversion can be started by software, a conversion start trigger by the 16-bit timer pulse unit (TPU) or 8-bit timer (TMR), or an external trigger signal.
- Interrupt source  
A/D conversion end interrupt (ADI) request can be generated.
- Module stop mode can be set



**Figure 14.1 Block Diagram of A/D Converter**

## 14.2 Input/Output Pins

Table 14.1 shows the pin configuration of the A/D converter.

**Table 14.1 Pin Configuration**

| Pin Name                       | Symbol                     | I/O   | Function   |
|--------------------------------|----------------------------|-------|--|
| Analog input pin 0             | AN0                        | Input | Analog inputs                                      |
| Analog input pin 1             | AN1                        | Input |  |
| Analog input pin 2             | AN2                        | Input |  |
| Analog input pin 3             | AN3                        | Input |  |
| Analog input pin 4             | AN4                        | Input |  |
| Analog input pin 5             | AN5                        | Input |  |
| Analog input pin 6             | AN6                        | Input |  |
| Analog input pin 7             | AN7                        | Input |  |
| A/D external trigger input pin | $\overline{\text{ADTRG0}}$ | Input | External trigger input for starting A/D conversion |
| Analog power supply pin        | $\text{AV}_{\text{CC}}$    | Input | Analog block power supply                          |
| Analog ground pin              | $\text{AV}_{\text{SS}}$    | Input | Analog block ground                                |
| Reference voltage pin          | Vref                       | Input | A/D conversion reference voltage                   |

## 14.3 Register Descriptions

The A/D converter has the following registers.

- A/D data register A (ADDRA)
- A/D data register B (ADDRB)
- A/D data register C (ADDRC)
- A/D data register D (ADDRD)
- A/D data register E (ADDRE)
- A/D data register F (ADDRF)
- A/D data register G (ADDRG)
- A/D data register H (ADDRH)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)

### 14.3.1 A/D Data Registers A to H (ADDRA to ADDRH)

There are eight 16-bit read-only ADDR registers, ADDRA to ADDRH, used to store the results of A/D conversion. The ADDR registers, which store a conversion result for each channel, are shown in table 14.2.

The converted 10-bit data is stored in bits 15 to 6. The lower 6-bit data is always read as 0.

The data bus between the CPU and the A/D converter has a 16-bit width. The data can be read directly from the CPU. ADDR must not be accessed in 8-bit units and must be accessed in 16-bit units.

|               |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Bit           | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Bit Name      |    |    |    |    |    |    |   |   |   |   | — | — | — | — | — | — |
| Initial Value | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W           | R  | R  | R  | R  | R  | R  | R | R | R | R | R | R | R | R | R | R |

**Table 14.2 Analog Input Channels and Corresponding ADDR Registers**

| Analog Input Channel | A/D Data Register Which Stores Conversion Result |
|----------------------|--|
| AN0                  | ADDRA  |
| AN1                  | ADDRB  |
| AN2                  | ADDRC  |
| AN3                  | ADDRD  |
| AN4                  | ADDRE  |
| AN5                  | ADDRF  |
| AN6                  | ADDRG  |
| AN7                  | ADDRH  |

### 14.3.2 A/D Control/Status Register (ADCSR)

ADCSR controls A/D conversion operations.

|               |        |      |      |   |     |     |     |     |
|---------------|--------|------|------|---|-----|-----|-----|-----|
| Bit           | 7      | 6    | 5    | 4 | 3   | 2   | 1   | 0   |
| Bit Name      | ADF    | ADIE | ADST | — | CH3 | CH2 | CH1 | CH0 |
| Initial Value | 0      | 0    | 0    | 0 | 0   | 0   | 0   | 0   |
| R/W           | R/(W)* | R/W  | R/W  | R | R/W | R/W | R/W | R/W |

Note: \* Only 0 can be written to this bit, to clear the flag.

| Bit | Bit Name | Initial Value | R/W    | Description   |
|-----|----------|---------------|--------|---|
| 7   | ADF      | 0             | R/(W)* | <p><b>A/D End Flag</b></p> <p>A status flag that indicates the end of A/D conversion.</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When A/D conversion ends in single mode</li> <li>When A/D conversion ends on all specified channels in scan mode</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When 0 is written after reading ADF = 1</li> <li>When the DTC is activated by an ADI interrupt and ADDR is read</li> </ul>                     |
| 6   | ADIE     | 0             | R/W    | <p><b>A/D Interrupt Enable</b></p> <p>When this bit is set to 1, ADI interrupts by ADF are enabled.</p>   |
| 5   | ADST     | 0             | R/W    | <p><b>A/D Start</b></p> <p>Clearing this bit to 0 stops A/D conversion, and the A/D converter enters wait state.</p> <p>Setting this bit to 1 starts A/D conversion. In single mode, this bit is cleared to 0 automatically when A/D conversion on the specified channel ends. In scan mode, A/D conversion continues sequentially on the specified channels until this bit is cleared to 0 by software, a reset, or a transition to software standby mode, hardware standby mode, or module stop mode.</p> |
| 4   | —        | 0             | R      | <p><b>Reserved</b></p> <p>This is a read-only bit and cannot be modified.</p>   |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 3   | CH3      | 0             | R/W | Channel Select 3 to 0  |
| 2   | CH2      | 0             | R/W | Selects analog input together with bits SCANE and SCANS in ADCR.   |
| 1   | CH1      | 0             | R/W |  |
| 0   | CH0      | 0             | R/W | <ul style="list-style-type: none"> <li>• When SCANE = 0 and SCANS = X <ul style="list-style-type: none"> <li>0000: AN0</li> <li>0001: AN1</li> <li>0010: AN2</li> <li>0011: AN3</li> <li>0100: AN4</li> <li>0101: AN5</li> <li>0110: AN6</li> <li>0111: AN7</li> <li>1XXX: Setting prohibited</li> </ul> </li> <li>• When SCANE = 1 and SCANS = 0 <ul style="list-style-type: none"> <li>0000: AN0</li> <li>0001: AN0 and AN1</li> <li>0010: AN0 to AN2</li> <li>0011: AN0 to AN3</li> <li>0100: AN4</li> <li>0101: AN4 and AN5</li> <li>0110: AN4 to AN6</li> <li>0111: AN4 to AN7</li> <li>1XXX: Setting prohibited</li> </ul> </li> <li>• When SCANE = 1 and SCANS = 1 <ul style="list-style-type: none"> <li>0000: AN0</li> <li>0001: AN0 and AN1</li> <li>0010: AN0 to AN2</li> <li>0011: AN0 to AN3</li> <li>0100: AN0 to AN4</li> <li>0101: AN0 to AN5</li> <li>0110: AN0 to AN6</li> <li>0111: AN0 to AN7</li> <li>1XXX: Setting prohibited</li> </ul> </li> </ul> |

---

[Legend]

X: Don't care

Note: \* Only 0 can be written to this bit, to clear the flag.

### 14.3.3 A/D Control Register (ADCR)

ADCR enables A/D conversion to be started by an external trigger input.

|               |       |       |       |       |      |      |   |   |
|---------------|-------|-------|-------|-------|------|------|---|---|
| Bit           | 7     | 6     | 5     | 4     | 3    | 2    | 1 | 0 |
| Bit Name      | TRGS1 | TRGS0 | SCANE | SCANS | CKS1 | CKS0 | — | — |
| Initial Value | 0     | 0     | 0     | 0     | 0    | 0    | 0 | 0 |
| R/W           | R/W   | R/W   | R/W   | R/W   | R/W  | R/W  | R | R |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | TRGS1    | 0             | R/W | Timer Trigger Select 1 and 0  |
| 6   | TRGS0    | 0             | R/W | These bits select enabling or disabling of the start of A/D conversion by a trigger signal.<br>00: A/D conversion start by external trigger is disabled<br>01: A/D conversion start by external trigger from TPU is enabled<br>10: A/D conversion start by external trigger from TMR is enabled<br>11: A/D conversion start by the $\overline{\text{ADTRG0}}$ pin is enabled* |
| 5   | SCANE    | 0             | R/W | Scan Mode   |
| 4   | SCANS    | 0             | R/W | These bits select the A/D conversion operating mode.<br>0X: Single mode<br>10: Scan mode. A/D conversion is performed continuously for channels 1 to 4.<br>11: Scan mode. A/D conversion is performed continuously for channels 1 to 8.   |
| 3   | CKS1     | 0             | R/W | Clock Select 1 and 0  |
| 2   | CKS0     | 0             | R/W | These bits set the A/D conversion time. Set bits CKS1 and CKS0 only while A/D conversion is stopped (ADST = 0).<br>00: A/D conversion time = 530 states (max)<br>01: A/D conversion time = 266 states (max)<br>10: A/D conversion time = 134 states (max)<br>11: A/D conversion time = 68 states (max)  |

| Bit  | Bit Name | Initial Value | R/W | Description |
|------|----------|---------------|-----|-------------|
| 1, 0 | —        | All 0         | R   | Reserved    |

These are read-only bits and cannot be modified.

[Legend]

X: Don't care

Note: \* To set A/D conversion to start by the  $\overline{\text{ADTRG0}}$  pin, the DDR bit and ICR bit for the corresponding pin should be set to 0 and 1, respectively. For details, see section 8, I/O Ports.


## 14.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes: single mode and scan mode. When changing the operating mode or analog input channel, to prevent incorrect operation, first clear the ADST bit in ADCSR to 0 to halt A/D conversion. The ADST bit can be set to 1 at the same time as the operating mode or analog input channel is changed.

### 14.4.1 Single Mode

In single mode, A/D conversion is to be performed only once on the analog input of the specified single channel.

1. A/D conversion for the selected channel is started when the ADST bit in ADCSR is set to 1 by software or an external trigger input.
2. When A/D conversion is completed, the A/D conversion result is transferred to the corresponding A/D data register of the channel.
3. When A/D conversion is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
4. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared to 0 when A/D conversion ends. The A/D converter enters wait state. If the ADST bit is cleared to 0 during A/D conversion, A/D conversion stops and the A/D converter enters wait state.




**Figure 14.2 Example of A/D Converter Operation (Single Mode, Channel 1 Selected)**

### 14.4.2 Scan Mode

In scan mode, A/D conversion is to be performed sequentially on the analog inputs of the specified channels up to four or eight channels.

1. When the ADST bit in ADCSR is set to 1 by software, TPU, TMR, or an external trigger input, A/D conversion starts on the first channel in the group. Consecutive A/D conversion on a maximum of four channels (SCANE and SCANS = B'10) or on a maximum of eight channels (SCANE and SCANS = B'11) can be selected. When consecutive A/D conversion is performed on four channels, A/D conversion starts on AN4 when CH3 and CH2 = B'01. When consecutive A/D conversion is performed on eight channels, A/D conversion starts on AN0 when CH3 = B'0.
2. When A/D conversion for each channel is completed, the A/D conversion result is sequentially transferred to the corresponding ADDR of each channel.
3. When A/D conversion of all selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. A/D conversion of the first channel in the group starts again.

4. The ADST bit is not cleared automatically, and steps [2] to [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters wait state. If the ADST bit is later set to 1, A/D conversion starts again from the first channel in the group.



**Figure 14.3 Example of A/D Conversion  
(Scan Mode, Three Channels (AN0 to AN2) Selected)**

### 14.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input when the A/D conversion start delay time ( $t_D$ ) passes after the ADST bit in ADCSR is set to 1, then starts A/D conversion. Figure 14.4 shows the A/D conversion timing. Table 14.3 indicates the A/D conversion time.

As indicated in figure 14.4, the A/D conversion time ( $t_{CONV}$ ) includes  $t_D$  and the input sampling time ( $t_{SPL}$ ). The length of  $t_D$  varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 14.3.

In scan mode, the values given in table 14.3 apply to the first conversion time. The values given in table 14.4 apply to the second and subsequent conversions. In either case, bits CKS1 and CKS0 in ADCR should be set so that the conversion time is within the ranges indicated by the A/D conversion characteristics.




Figure 14.4 A/D Conversion Timing

**Table 14.3 A/D Conversion Characteristics (Single Mode)**

| Item                            | Symbol     | CKS1 = 0 |      |      |          |      |      | CKS1 = 1 |      |      |          |      |      |
|---------------------------------|------------|----------|------|------|----------|------|------|----------|------|------|----------|------|------|
|                                 |            | CKS0 = 0 |      |      | CKS0 = 1 |      |      | CKS0 = 0 |      |      | CKS0 = 1 |      |      |
|                                 |            | Min.     | Typ. | Max. |
| A/D conversion start delay time | $t_b$      | 18       | —    | 33   | 10       | —    | 17   | 6        | —    | 9    | 4        | —    | 5    |
| Input sampling time             | $t_{SPL}$  | —        | 127  | —    | —        | 63   | —    | —        | 31   | —    | —        | 15   | —    |
| A/D conversion time             | $t_{CONV}$ | 515      | —    | 530  | 259      | —    | 266  | 131      | —    | 134  | 67       | —    | 68   |


Note: Values in the table are the number of states.

**Table 14.4 A/D Conversion Characteristics (Scan Mode)**

| CKS1 | CKS0 | Conversion Time (Number of States) |
|------|------|------------------------------------|
| 0    | 0    | 512 (Fixed)                        |
|      | 1    | 256 (Fixed)                        |
| 1    | 0    | 128 (Fixed)                        |
|      | 1    | 64 (Fixed)                         |

#### 14.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set to B'11 in ADCR, an external trigger is input from the  $\overline{ADTRG0}$  pin. A/D conversion starts when the ADST bit in ADCSR is set to 1 on the falling edge of the  $\overline{ADTRG0}$  pin. Other operations, in both single and scan modes, are the same as when the ADST bit has been set to 1 by software. Figure 14.5 shows the timing.



**Figure 14.5 External Trigger Input Timing**

## 14.5 Interrupt Source

The A/D converter generates an A/D conversion end interrupt (ADI) at the end of A/D conversion. Setting the ADIE bit to 1 when the ADF bit in ADCSR is set to 1 after A/D conversion is completed enables ADI interrupt requests. The data transfer controller (DTC) can be activated by an ADI interrupt. Having the converted data read by the DTC in response to an ADI interrupt enables continuous conversion to be achieved without imposing a load on software.


**Table 14.5 A/D Converter Interrupt Source**

| Name | Interrupt Source   | Interrupt Flag | DTC Activation |
|------|--------------------|----------------|----------------|
| AD10 | A/D conversion end | ADF            | Possible       |


## 14.6 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

- Resolution  
The number of A/D converter digital output codes.
- Quantization error  
The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 14.6).
- Offset error  
The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'000000000 (H'000) to B'000000001 (H'001) (see figure 14.7).
- Full-scale error  
The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'111111110 (H'3FE) to B'111111111 (H'3FF) (see figure 14.7).
- Nonlinearity error  
The error with respect to the ideal A/D conversion characteristic between the zero voltage and the full-scale voltage. Does not include the offset error, full-scale error, or quantization error (see figure 14.7).
- Absolute accuracy  
The deviation between the digital value and the analog input value. Includes the offset error, full-scale error, quantization error, and nonlinearity error.



**Figure 14.6 A/D Conversion Accuracy Definitions**



**Figure 14.7 A/D Conversion Accuracy Definitions**

## 14.7 Usage Notes

### 14.7.1 Module Stop Mode Setting

Operation of the A/D converter can be disabled or enabled using the module stop control register. The initial setting is for operation of the A/D converter to be halted. Register access is enabled by clearing module stop mode. For details, see section 18, Power-Down Modes.

### 14.7.2 Permissible Signal Source Impedance

This LSI's analog input is designed so that the conversion accuracy is guaranteed for an input signal for which the signal source impedance is 10 k $\Omega$  or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 10 k $\Omega$ , charging may be insufficient and it may not be possible to guarantee the A/D conversion accuracy. However, if a large capacitance is provided externally for conversion in single mode, the input load will essentially comprise only the internal input resistance of 10 k $\Omega$ , and the signal source impedance is ignored. However, since a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/ $\mu$ s or greater) (see figure 14.8). When converting a high-speed analog signal or conversion in scan mode, a low-impedance buffer should be inserted.




Figure 14.8 Example of Analog Input Circuit

### 14.7.3 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND such as AVss.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board, acting as antennas.

## 14.7.4 Setting Range of Analog Power Supply and Other Pins

If the conditions shown below are not met, the reliability of the LSI may be adversely affected.

- Analog input voltage range  
The voltage applied to analog input pin ANn during A/D conversion should be in the range  $AV_{SS} \leq V_{AN} \leq V_{ref}$ .
- Relation between AVcc, AVss and Vcc, Vss  
As the relationship between AVcc, AVss and Vcc, Vss, set  $AV_{CC} = V_{CC} \pm 0.3 \text{ V}$  and  $AV_{SS} = V_{SS}$ . If the A/D converter is not used, set  $AV_{CC} = V_{CC}$  and  $AV_{SS} = V_{SS}$ .
- Vref setting range  
The reference voltage at the Vref pin should be set in the range  $V_{ref} \leq AV_{CC}$ .

## 14.7.5 Notes on Board Design


In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Digital circuitry must be isolated from the analog input pins (AN0 to AN7), analog reference power supply (Vref), and analog power supply (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable ground (Vss) on the board.


## 14.7.6 Notes on Noise Countermeasures

A protection circuit connected to prevent damage due to an abnormal voltage such as an excessive surge at the analog input pins (AN0 to AN7) should be connected between AVcc and AVss as shown in figure 14.9. Also, the bypass capacitors connected to AVcc and the filter capacitor connected to the AN0 to AN7 pins must be connected to AVss.

If a filter capacitor is connected, the input currents at the AN0 to AN7 pins are averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance ( $R_{in}$ ), an error will arise in the analog input pin voltage. Careful consideration is therefore required when deciding the circuit constants.



Notes: Values are reference values.




2.  $R_{in}$ : Input impedance

**Figure 14.9 Example of Analog Input Protection Circuit**

**Table 14.6 Analog Pin Specifications**

| Item                                | Min | Max | Unit |
|-------------------------------------|-----|-----|------|
| Analog input capacitance            | —   | 20  | pF   |
| Permissible signal source impedance | —   | 10  | kΩ   |



Note: Values are reference values.

**Figure 14.10 Analog Input Pin Equivalent Circuit**

### 14.7.7 A/D Input Hold Function in Software Standby Mode

When this LSI enters software standby mode with A/D conversion enabled, the analog inputs are retained, and the analog power supply current is equal to as during A/D conversion. If the analog power supply current needs to be reduced in software standby mode, clear the ADST, TRGS1, and TRGS0 bits all to 0 to disable A/D conversion.



# Section 15 D/A Converter

## 15.1 Features

- 8-bit resolution
- Two output channels
- Maximum conversion time of 10  $\mu\text{s}$  (with 20 pF load)
- Output voltage of 0 V to  $V_{\text{ref}}$
- D/A output hold function in software standby mode
- Module stop mode can be set




Figure 15.1 Block Diagram of D/A Converter

## 15.2 Input/Output Pins

Table 15.1 shows the pin configuration of the D/A converter.

**Table 15.1 Pin Configuration**

| Pin Name                | Symbol           | I/O    | Function                         |
|-------------------------|------------------|--------|----------------------------------|
| Analog power supply pin | AV <sub>cc</sub> | Input  | Analog block power supply        |
| Analog ground pin       | AV <sub>ss</sub> | Input  | Analog block ground              |
| Reference voltage pin   | V <sub>ref</sub> | Input  | D/A conversion reference voltage |
| Analog output pin 0     | DA0              | Output | Channel 0 analog output          |
| Analog output pin 1     | DA1              | Output | Channel 1 analog output          |

## 15.3 Register Descriptions

The D/A converter has the following registers.

- D/A data register 0 (DADR0)
- D/A data register 1 (DADR1)
- D/A control register 01 (DACR01)

### 15.3.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

DADR is an 8-bit readable/writable register that stores data to which D/A conversion is to be performed. Whenever analog output is enabled, the values in DADR are converted and output to the analog output pins.

|               |     |     |     |     |     |     |     |     |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|
| Bit           | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| Bit Name      |     |     |     |     |     |     |     |     |
| Initial Value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W           | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

### 15.3.2 D/A Control Register 01 (DACR01)

DACR01 controls the operation of the D/A converter.

|               |       |       |     |   |   |   |   |   |
|---------------|-------|-------|-----|---|---|---|---|---|
| Bit           | 7     | 6     | 5   | 4 | 3 | 2 | 1 | 0 |
| Bit Name      | DAOE1 | DAOE0 | DAE | — | — | — | — | — |
| Initial Value | 0     | 0     | 0   | 1 | 1 | 1 | 1 | 1 |
| R/W           | R/W   | R/W   | R/W | R | R | R | R | R |

| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 7      | DAOE1    | 0             | R/W | D/A Output Enable 1<br>Controls D/A conversion and analog output.<br>0: Analog output of channel 1 (DA1) is disabled<br>1: D/A conversion of channel 1 is enabled. Analog output of channel 1 (DA1) is enabled.   |
| 6      | DAOE0    | 0             | R/W | D/A Output Enable 0<br>Controls D/A conversion and analog output.<br>0: Analog output of channel 0 (DA0) is disabled<br>1: D/A conversion of channel 0 is enabled. Analog output of channel 0 (DA0) is enabled.   |
| 5      | DAE      | 0             | R/W | D/A Enable<br>Used together with the DAOE0 and DAOE1 bits to control D/A conversion. When this bit is cleared to 0, D/A conversion is controlled independently for channels 0 and 1. When this bit is set to 1, D/A conversion for channels 0 and 1 is controlled together.<br>Output of conversion results is always controlled by the DAOE0 and DAOE1 bits. For details, see table 15.2, Control of D/A Conversion. |
| 4 to 0 | —        | All 1         | R   | Reserved<br>These are read-only bits and cannot be modified.  |

**Table 15.2 Control of D/A Conversion**

| <b>Bit 5<br/>DAE</b> | <b>Bit 7<br/>DAOE1</b> | <b>Bit 6<br/>DAOE0</b> | <b>Description</b>   |
|----------------------|------------------------|------------------------|--|
| 0                    | 0                      | 0                      | D/A conversion is disabled.  |
|                      |                        | 1                      | D/A conversion of channel 0 is enabled and D/A conversion of channel 1 is disabled.<br>Analog output of channel 0 (DA0) is enabled and analog output of channel 1 (DA1) is disabled. |
|                      | 1                      | 0                      | D/A conversion of channel 0 is disabled and D/A conversion of channel 1 is enabled.<br>Analog output of channel 0 (DA0) is disabled and analog output of channel 1 (DA1) is enabled. |
| 1                    | 0                      | 1                      | D/A conversion of channels 0 and 1 is enabled.<br>Analog output of channels 0 and 1 (DA0 and DA1) is enabled.  |
|                      |                        | 1                      | D/A conversion of channels 0 and 1 is enabled.<br>Analog output of channel 0 (DA0) is enabled and analog output of channel 1 (DA1) is disabled.                                      |
|                      | 1                      | 0                      | D/A conversion of channels 0 and 1 is enabled.<br>Analog output of channel 0 (DA0) is disabled and analog output of channel 1 (DA1) is enabled.                                      |
|                      |                        | 1                      | D/A conversion of channels 0 and 1 is enabled.<br>Analog output of channels 0 and 1 (DA0 and DA1) is enabled.  |

## 15.4 Operation


The D/A converter includes D/A conversion circuits for two channels, each of which can operate independently. When the DAOE bit in DACR01 is set to 1, D/A conversion is enabled and the conversion result is output.

An operation example of D/A conversion on channel 0 is shown below. Figure 15.2 shows the timing of this operation.

1. Write the conversion data to DADR0.
2. Set the DAOE0 bit in DACR01 to 1 to start D/A conversion. The conversion result is output from the analog output pin DA0 after the conversion time  $t_{\text{DCONV}}$  has elapsed. The conversion result continues to be output until DADR0 is written to again or the DAOE0 bit is cleared to 0. The output value is expressed by the following formula:

$$\text{Contents of DADR}/256 \times V_{\text{ref}}$$

3. If DADR0 is written to again, the conversion is immediately started. The conversion result is output after the conversion time  $t_{\text{DCONV}}$  has elapsed.
4. If the DAOE0 bit is cleared to 0, analog output is disabled.



**Figure 15.2 Example of D/A Converter Operation**

## 15.5 Usage Notes

### 15.5.1 Module Stop Mode Setting

Operation of the D/A converter can be disabled or enabled using the module stop control register. The initial setting is for operation of the D/A converter to be halted. Register access is enabled by clearing module stop mode. For details, see section 18, Power-Down Modes.

### 15.5.2 D/A Output Hold Function in Software Standby Mode

When this LSI enters software standby mode with D/A conversion enabled, the D/A outputs are retained, and the analog power supply current is equal to as during D/A conversion. If the analog power supply current needs to be reduced in software standby mode, clear the ADST, TRGS1, and TRGS0 bits all to 0 to disable D/A conversion.

## Section 16 RAM

This LSI has a 24-kbyte on-chip high-speed static RAM. The RAM is connected to the CPU by a 32-bit data bus, enabling one-state access by the CPU to all byte data, word data, and longword data.

The on-chip RAM can be enabled or disabled by means of the RAME bit in the system control register (SYSCR). For details on SYSCR, refer to section 3.2.2, System Control Register (SYSCR).

|         | <b>Product Classification</b> | <b>RAM Size</b> | <b>RAM Addresses</b> |
|---------|-------------------------------|-----------------|----------------------|
| ROMless | H8SX/1650                     | 24 kbytes       | H'FF6000 to H'FFBFFF |



# Section 17 Clock Pulse Generator

This LSI has an on-chip clock pulse generator (CPG) that generates the system clock ( $I\phi$ ), peripheral module clock ( $P\phi$ ), and external bus clock ( $B\phi$ ).

The clock pulse generator consists of an oscillator, PLL (Phase Locked Loop) circuit, divider, and selector circuit. Figure 17.1 shows a block diagram of the clock pulse generator.

Clock frequencies can be changed by the PLL circuit and divider in the CPG. Changing the system clock control register (SCKCR) setting by software can change the clock frequencies.

This LSI supports three types of clocks: a system clock provided to the CPU and bus masters, a peripheral module clock provided to the peripheral modules, and an external bus clock provided to the external bus. These clocks can be specified independently. Note, however, that the frequencies of the peripheral clock and external bus clock are lower than that of the system clock.




Figure 17.1 Block Diagram of Clock Pulse Generator

## 17.1 Register Description

The clock pulse generator has the following register.

- System clock control register (SCKCR)

### 17.1.1 System Clock Control Register (SCKCR)

SCKCR controls  $\phi$  clock output and frequencies of the system, peripheral module, and external bus clocks, also selects the  $\phi$  clock to be output.

|               |        |      |        |      |     |      |      |      |
|---------------|--------|------|--------|------|-----|------|------|------|
| Bit           | 15     | 14   | 13     | 12   | 11  | 10   | 9    | 8    |
| Bit Name      | PSTOP1 | —    | POSEL1 | —    | —   | ICK2 | ICK1 | ICK0 |
| Initial Value | 0      | 0    | 0      | 0    | 0   | 0    | 1    | 0    |
| R/W           | R/W    | R/W  | R/W    | R/W  | R/W | R/W  | R/W  | R/W  |
| Bit           | 7      | 6    | 5      | 4    | 3   | 2    | 1    | 0    |
| Bit Name      | —      | PCK2 | PCK1   | PCK0 | —   | BCK2 | BCK1 | BCK0 |
| Initial Value | 0      | 0    | 1      | 0    | 0   | 0    | 1    | 0    |
| R/W           | R/W    | R/W  | R/W    | R/W  | R/W | R/W  | R/W  | R/W  |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 15  | PSTOP1   | 0             | R/W | $\phi$ Clock Output Enable<br>Controls $\phi$ output on PA7. <ul style="list-style-type: none"> <li>• Normal operation<br/>0: <math>\phi</math> output<br/>1: Fixed high</li> <li>• Software standby mode<br/>X: Fixed high</li> <li>• Hardware standby mode<br/>X: Hi-Z</li> </ul> |
| 14  | —        | 0             | R/W | Reserved<br>This bit is always read as 0. The write value should always be 0.   |
| 13  | POSEL1   | 0             | R/W | $\phi$ Output Select 1<br>Controls the $\phi$ output on PA7. <ul style="list-style-type: none"> <li>0: External bus clock (B<math>\phi</math>)</li> <li>1: Setting prohibited</li> </ul>  |

| Bit    | Bit Name | Initial Value | R/W | Description   |
|--------|----------|---------------|-----|---|
| 12, 11 | —        | All 0         | R/W | Reserved<br>These bits are always read as 0. The write value should always be 0.  |
| 10     | ICK2     | 0             | R/W | System Clock (I $\phi$ ) Select   |
| 9      | ICK1     | 1             | R/W | These bits select the frequency of the system clock provided to the CPU and DTC. The ratio to the input clock is as follows:<br>000: $\times 4$<br>001: $\times 2$<br>010: $\times 1$<br>011: $\times 1/2$<br>1XX: Setting prohibited<br>The frequencies of the peripheral module clock and external bus clock change to the same frequency as the system clock if the frequency of the system clock is lower than that of the two clocks.  |
| 8      | ICK0     | 0             | R/W |   |
| 7      | —        | 0             | R/W |   |
| 6      | PCK2     | 0             | R/W |   |
| 5      | PCK1     | 1             | R/W |   |
| 4      | PCK0     | 0             | R/W | Peripheral Module Clock (P $\phi$ ) Select<br>These bits select the frequency of the peripheral module clock. The ratio to the input clock is as follows:<br>000: $\times 4$<br>001: $\times 2$<br>010: $\times 1$<br>011: $\times 1/2$<br>1XX: Setting prohibited<br>The frequency of the peripheral module clock should be lower than that of the system clock. Though these bits can be set so as to make the frequency of the peripheral module clock higher than that of the system clock, the clocks will have the same frequency in reality. |
| 3      | —        | 0             | R/W | Reserved<br>This bit is always read as 0. The write value should always be 0.   |

| Bit | Bit Name | Initial Value | R/W | Description  |
|-----|----------|---------------|-----|--|
| 2   | BCK2     | 0             | R/W | External Bus Clock (B $\phi$ ) Select  |
| 1   | BCK1     | 1             | R/W | These bits select the frequency of the external bus clock. The ratio to the input clock is as follows:<br>000: $\times 4$<br>001: $\times 2$<br>010: $\times 1$<br>011: $\times 1/2$<br>1XX: Setting prohibited<br><br>The frequency of the external bus clock should be lower than that of the system clock. Though these bits can be set so as to make the frequency of the external bus clock higher than that of the system clock, the clocks will have the same frequency in reality. |
| 0   | BCK0     | 0             | R/W |  |

[Legend]

X: Don't care


## 17.2 Oscillator

Clock pulses can be supplied by connecting a crystal resonator, or by input of an external clock.

### 17.2.1 Connecting Crystal Resonator

A crystal resonator can be connected as shown in the example in figure 17.2. Select the damping resistance  $R_d$  according to table 17.1. An AT-cut parallel-resonance type should be used.

When the clock is provided by connecting a crystal resonator, a crystal resonator having a frequency of 8 to 18 MHz should be connected.




**Figure 17.2 Connection of Crystal Resonator (Example)**

**Table 17.1 Damping Resistance Value**

| Frequency (MHz)    | 8   | 12 | 18 |
|--------------------|-----|----|----|
| $R_d$ ( $\Omega$ ) | 200 | 0  | 0  |


Figure 17.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator that has the characteristics shown in table 17.2.

**Figure 17.3 Crystal Resonator Equivalent Circuit****Table 17.2 Crystal Resonator Characteristics**

| Frequency (MHz)         | 8  | 12 | 18 |
|-------------------------|----|----|----|
| $R_s$ Max. ( $\Omega$ ) | 80 | 60 | 40 |
| $C_0$ Max. (pF)         | 7  |    |    |

### 17.2.2 External Clock Input

An external clock signal can be input as shown in the examples in figure 17.4. If the XTAL pin is left open, make sure that parasitic capacitance is no more than 10 pF. When the counter clock is input to the XTAL pin, make sure that the external clock is held high in standby mode.

**Figure 17.4 External Clock Input (Examples)**

For the input conditions of the external clock, refer to table 20.4, Clock Timing, in section 20.3.1, Clock Timing. The input external clock should be from 8 to 18 MHz.

## 17.3 PLL Circuit

The PLL circuit has the function of multiplying the frequency of the clock from the oscillator by a factor of 4. The frequency multiplication factor is fixed. The phase difference is controlled so that the timing of the rising edge of the internal clock is the same as that of the EXTAL pin signal.

## 17.4 Frequency Divider

The frequency divider divides the PLL clock to generate a 1/2, 1/4, or 1/8 clock. After bits ICK2 to ICK0, PCK 2 to PCK0, and BCK2 to BCK0 are modified, this LSI operates at the modified frequency.

## 17.5 Usage Notes

### 17.5.1 Notes on Clock Pulse Generator

1. The following points should be noted since the frequency of  $\phi$  ( $I\phi$ : system clock,  $P\phi$ : peripheral module clock,  $B\phi$ : external bus clock) supplied to each module changes according to the setting of SCKCR.

Select a clock division ratio that is within the operation guaranteed range of clock cycle time  $t_{cy}$  shown in the AC timing of electrical characteristics.


For example, the following settings are not permitted under the conditions of  $8\text{ MHz} \leq I\phi \leq 35\text{ MHz}$ ,  $8\text{ MHz} \leq P\phi \leq 35\text{ MHz}$ , and  $8\text{ MHz} \leq B\phi \leq 35\text{ MHz}$ :  $I\phi < 8\text{ MHz}$ ,  $35\text{ MHz} < I\phi$ ,  $P\phi < 8\text{ MHz}$ ,  $35\text{ MHz} < P\phi$ ,  $B\phi < 8\text{ MHz}$ , and  $35\text{ MHz} < B\phi$ .

2. All the on-chip peripheral modules (except for the DTC) operate on the  $P\phi$ . Therefore, note that the time processing of modules such as a timer and SCI differs before and after changing the clock division ratio.

In addition, wait time for clearing software standby mode differs by changing the clock division ratio. For details, see section 18.5.3, Setting Oscillation Settling Time after Clearing Software Standby Mode.

3. The relationship among the system clock, peripheral module clock, and external bus clock is  $I\phi \geq P\phi$  and  $I\phi \geq B\phi$ . In addition, the system clock setting has the highest priority. Accordingly,  $P\phi$  or  $B\phi$  may have the frequency set by bits ICK2 to ICK0 regardless of the settings of bits PCK2 to PCK0 or BCK2 to BCK0.
4. Note that the frequency of  $\phi$  will be changed in the middle of a bus cycle when setting SCKCR while executing the external bus cycle with the write-data-buffer function.

5. Figure 17.5 shows the clock modification timing. After a value is written to SCKCR, this LSI waits for the current bus cycle to complete. After the current bus cycle completes, each clock frequency will be modified within one cycle (worst case) of the external input clock.
6. When  $I\phi > P\phi$  is specified by SCKCR, signals from the peripheral modules must be synchronized with the system clock. When CPU instructions are used to clear the interrupt source flag of a peripheral module, the flag must be read after being cleared to 0.




**Figure 17.5 Clock Modification Timing**

### 17.5.2 Notes on Resonator

Since various characteristics related to the resonator are closely linked to the user's board design, thorough evaluation is necessary on the user's part, using the resonator connection examples shown in this section as a reference. As the parameters for the resonator will depend on the floating capacitance of the resonator and the mounting circuit, the parameters should be determined in consultation with the resonator manufacturer. The design must ensure that a voltage exceeding the maximum rating is not applied to the resonator pin.


### 17.5.3 Notes on Board Design

When using the crystal resonator, place the crystal resonator and its load capacitors as close as possible to the XTAL and EXTAL pins. Other signal lines should be routed away from the oscillation circuit as shown in figure 17.6 to prevent induction from interfering with correct oscillation.



**Figure 17.6 Note on Board Design for Oscillation Circuit**

Figure 17.7 shows the external circuitry recommended for the PLL circuit. Separate PLLVcc and PLLVss from the other Vcc and Vss lines at the board power supply source, and be sure to insert bypass capacitors CPB and CB close to the pins.



**Figure 17.7 Recommended External Circuitry for PLL Circuit**

# Section 18 Power-Down Modes

This LSI has power consumption reduction functions, such as multi-clock function, module stop function, and transition function to power-down mode.

## 18.1 Features

- Multi-clock function  
The frequency division ratio is settable independently for the system clock, peripheral module clock, and external bus clock.
- Module stop function  
The functions for each peripheral module can be stopped to make a transition to a power-down mode.
- Transition function to power-down mode  
Transition to a power-down mode is possible to stop the CPU, peripheral modules, and oscillator.
- Four power-down modes
  - Sleep mode
  - All-module-clock-stop mode
  - Software standby mode
  - Hardware standby mode


Table 18.1 shows conditions for making a transition to a power-down mode, states of the CPU and peripheral modules, and clearing method for each mode. After the reset state, since this LSI operates in normal program execution state, the modules, other than the DTC are stopped.

**Table 18.1 Operating States**

| <b>Operating State</b>   | <b>Sleep Mode</b>              | <b>All-Module-Clock-Stop Mode</b> | <b>Software Standby Mode</b>   | <b>Hardware Standby Mode</b> |
|--------------------------|--------------------------------|-----------------------------------|--------------------------------|------------------------------|
| Transition condition     | Control register + instruction | Control register + instruction    | Control register + instruction | Pin input                    |
| Cancellation method      | Interrupt                      | Interrupt* <sup>2</sup>           | External interrupt             |                              |
| Oscillator               | Functions                      | Functions                         | Halted                         | Halted                       |
| CPU                      | Halted (retained)              | Halted (retained)                 | Halted (retained)              | Halted                       |
| Watchdog timer           | Functions                      | Functions                         | Halted (retained)              | Halted                       |
| 8-bit timer              | Functions                      | Functions* <sup>4</sup>           | Halted (retained)              | Halted                       |
| Other peripheral modules | Functions                      | Halted* <sup>1</sup>              | Halted* <sup>1</sup>           | Halted* <sup>3</sup>         |
| I/O port                 | Functions                      | Retained                          | Retained                       | Hi-Z                         |

Notes: “Halted (retained)” in the table means that the internal register values are retained and internal operations are suspended.

1. SCI enters the reset state, and other peripheral modules retain their states.
2. External interrupt and some internal interrupts (8-bit timer and watchdog timer)
3. All peripheral modules enter the reset state.
4. “Functions” or “Halted” is selectable through the setting of bits MSTPA11 to MSTPA8 in MSTPCRA. However, pin output is disabled even when “Functions” is selected.



Notes: From any state, a transition to hardware standby mode occurs when  $\overline{\text{STBY}}$  is driven low.  
 From any state except for hardware standby mode, a transition to the reset state occurs when  $\overline{\text{RES}}$  is driven low.

1. NMI,  $\overline{\text{IRQ0}}$  to  $\overline{\text{IRQ11}}$ , 8-bit timer interrupts, and watchdog timer interrupts.  
 The 8-bit timer is valid when bits MSTPCRA11 to MSTPCRA8 are all cleared to 0.
2. NMI and  $\overline{\text{IRQ0}}$  to  $\overline{\text{IRQ11}}$ . Note that IRQ is valid only when the corresponding bit in SSIER is set to 1.

**Figure 18.1 Mode Transitions**

## 18.2 Register Descriptions

The registers related to the power-down modes are shown below. For details on the system clock control register (SCKCR), see section 17.1.1, System Clock Control Register (SCKCR).

- Standby control register (SBYCR)
- Module stop control register A (MSTPCRA)
- Module stop control register B (MSTPCRB)
- Module stop control register C (MSTPCRC)

## 18.2.1 Standby Control Register (SBYCR)

SBYCR controls software standby mode.

|               |      |     |     |      |      |      |      |      |
|---------------|------|-----|-----|------|------|------|------|------|
| Bit           | 7    | 6   | 5   | 4    | 3    | 2    | 1    | 0    |
| Bit Name      | SSBY | OPE | —   | STS4 | STS3 | STS2 | STS1 | STS0 |
| Initial Value | 0    | 1   | 0   | 0    | 1    | 1    | 1    | 1    |
| R/W           | R/W  | R/W | R/W | R/W  | R/W  | R/W  | R/W  | R/W  |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 7   | SSBY     | 0             | R/W | <p>Software Standby</p> <p>Specifies the transition mode after executing the SLEEP instruction</p> <p>0: Shifts to sleep mode after the SLEEP instruction is executed</p> <p>1: Shifts to software standby mode after the SLEEP instruction is executed</p> <p>This bit does not change when clearing the software standby mode by using external interrupts and shifting to normal operation. For clearing, write 0 to this bit. When the WDT is used as the watchdog timer, the setting of this bit is disabled. In this case, a transition is always made to sleep mode or all-module-clock-stop mode after the SLEEP instruction is executed.</p> |
| 6   | OPE      | 1             | R/W | <p>Output Port Enable</p> <p>Specifies whether the output of the address bus and bus control signals (<math>\overline{CS0}</math> to <math>\overline{CS7}</math>, <math>\overline{AS}</math>, <math>\overline{RD}</math>, <math>\overline{HWR}</math>, and <math>\overline{LWR}</math>) is retained or set to the high-impedance state in software standby mode.</p> <p>0: In software standby mode, address bus and bus control signals are high-impedance</p> <p>1: In software standby mode, address bus and bus control signals retain output state</p>   |
| 5   | —        | 0             | R/W | <p>Reserved</p> <p>This bit is always read as 0. The write value should always be 0.</p>  |

| Bit | Bit Name | Initial Value | R/W | Description   |
|-----|----------|---------------|-----|---|
| 4   | STS4     | 0             | R/W | Standby Timer Select 4 to 0   |
| 3   | STS3     | 1             | R/W | These bits select the time the MCU waits for the clock to settle when software standby mode is cleared by an external interrupt. With a crystal resonator, refer to table 18.2 and make a selection according to the operating frequency so that the standby time is at least equal to the oscillation settling time. With an external clock, a PLL circuit settling time is necessary. Refer to table 18.2 to set the standby time.<br><br>While oscillation is being settled, the timer is counted on the P $\phi$ clock frequency. Careful consideration is required in multi-clock mode.<br><br>00000: Reserved<br>00001: Reserved<br>00010: Reserved<br>00011: Reserved<br>00100: Reserved<br>00101: Standby time = 64 states<br>00110: Standby time = 512 states<br>00111: Standby time = 1024 states<br>01000: Standby time = 2048 states<br>01001: Standby time = 4096 states<br>01010: Standby time = 16384 states<br>01011: Standby time = 32768 states<br>01100: Standby time = 65536 states<br>01101: Standby time = 131072 states<br>01110: Standby time = 262144 states<br>01111: Standby time = 524288 states<br>1XXXX: Reserved |
| 2   | STS2     | 1             | R/W |   |
| 1   | STS1     | 1             | R/W |   |
| 0   | STS0     | 1             | R/W |   |

- Notes: 1. X: Don't care  
2. With the F-ZTAT version, the flash memory settling time must be reserved.

## 18.2.2 Module Stop Control Registers A and B (MSTPCRA and MSTPCRB)

MSTPCRA and MSTPCRB control module stop mode. Setting a bit to 1 makes the corresponding module enter module stop mode, while clearing the bit to 0 clears module stop mode.

### • MSTPCRA

|               |        |         |         |         |         |         |        |        |
|---------------|--------|---------|---------|---------|---------|---------|--------|--------|
| Bit           | 15     | 14      | 13      | 12      | 11      | 10      | 9      | 8      |
| Bit Name      | ACSE   | MSTPA14 | MSTPA13 | MSTPA12 | MSTPA11 | MSTPA10 | MSTPA9 | MSTPA8 |
| Initial Value | 0      | 0       | 0       | 0       | 1       | 1       | 1      | 1      |
| R/W           | R/W    | R/W     | R/W     | R/W     | R/W     | R/W     | R/W    | R/W    |
| Bit           | 7      | 6       | 5       | 4       | 3       | 2       | 1      | 0      |
| Bit Name      | MSTPA7 | MSTPA6  | MSTPA5  | MSTPA4  | MSTPA3  | MSTPA2  | MSTPA1 | MSTPA0 |
| Initial Value | 1      | 1       | 1       | 1       | 1       | 1       | 1      | 1      |
| R/W           | R/W    | R/W     | R/W     | R/W     | R/W     | R/W     | R/W    | R/W    |

### • MSTPCRB

|               |         |         |         |         |         |         |        |        |
|---------------|---------|---------|---------|---------|---------|---------|--------|--------|
| Bit           | 15      | 14      | 13      | 12      | 11      | 10      | 9      | 8      |
| Bit Name      | MSTPB15 | MSTPB14 | MSTPB13 | MSTPB12 | MSTPB11 | MSTPB10 | MSTPB9 | MSTPB8 |
| Initial Value | 1       | 1       | 1       | 1       | 1       | 1       | 1      | 1      |
| R/W           | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W    | R/W    |
| Bit           | 7       | 6       | 5       | 4       | 3       | 2       | 1      | 0      |
| Bit Name      | MSTPB7  | MSTPB6  | MSTPB5  | MSTPB4  | MSTPB3  | MSTPB2  | MSTPB1 | MSTPB0 |
| Initial Value | 1       | 1       | 1       | 1       | 1       | 1       | 1      | 1      |
| R/W           | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W    | R/W    |

- MSTPCRA

| Bit | Bit Name | Initial Value | R/W | Module  |
|-----|----------|---------------|-----|---|
| 15  | ACSE     | 0             | R/W | All-Module-Clock-Stop Mode Enable<br>Enables/disables all-module-clock-stop mode for reducing current consumption by stopping the bus controller and I/O ports operations when the CPU executes the SLEEP instruction after module stop mode has been set for all the on-chip peripheral modules controlled by MSTPCR.<br>0: All-module-clock-stop mode disabled<br>1: All-module-clock-stop mode enabled |
| 14  | MSTPA14  | 0             | R/W | Reserved  |
| 13  | MSTPA13  | 0             | R/W | These bits are always read as 0. The write value should always be 0.  |
| 12  | MSTPA12  | 0             | R/W | Data transfer controller (DTC)  |
| 11  | MSTPA11  | 1             | R/W | Reserved  |
| 10  | MSTPA10  | 1             | R/W | These bits are always read as 1. The write value should always be 1.  |
| 9   | MSTPA9   | 1             | R/W | 8-bit timer (TMR_3 and TMR_2)   |
| 8   | MSTPA8   | 1             | R/W | 8-bit timer (TMR_1 and TMR_0)   |
| 7   | MSTPA7   | 1             | R/W | Reserved  |
| 6   | MSTPA6   | 1             | R/W | These bits are always read as 1. The write value should always be 1.  |
| 5   | MSTPA5   | 1             | R/W | D/A converter (channels 1 and 0)  |
| 4   | MSTPA4   | 1             | R/W | Reserved<br>This bit is always read as 1. The write value should always be 1.   |
| 3   | MSTPA3   | 1             | R/W | A/D converter (unit 0)  |
| 2   | MSTPA2   | 1             | R/W | Reserved  |
| 1   | MSTPA1   | 1             | R/W | These bits are always read as 1. The write value should always be 1.  |
| 0   | MSTPA0   | 1             | R/W | 16-bit timer pulse unit (TPU channels 5 to 0)   |

- MSTPCRB

| Bit | Bit Name | Initial Value | R/W | Module  |
|-----|----------|---------------|-----|---|
| 15  | MSTPB15  | 1             | R/W | Programmable pulse generator (PPG)  |
| 14  | MSTPB14  | 1             | R/W | Reserved  |
| 13  | MSTPB13  | 1             | R/W | These bits are always read as 1. The write value should always be 1.          |
| 12  | MSTPB12  | 1             | R/W | Serial communication interface_4 (SCI_4)                                      |
| 11  | MSTPB11  | 1             | R/W | Reserved<br>This bit is always read as 1. The write value should always be 1. |
| 10  | MSTPB10  | 1             | R/W | Serial communication interface_2 (SCI_2)                                      |
| 9   | MSTPB9   | 1             | R/W | Serial communication interface_1 (SCI_1)                                      |
| 8   | MSTPB8   | 1             | R/W | Serial communication interface_0 (SCI_0)                                      |
| 7   | MSTPB7   | 1             | R/W | Reserved  |
| 6   | MSTPB6   | 1             | R/W | These bits are always read as 1. The write value should always be 1.          |
| 5   | MSTPB5   | 1             | R/W |   |
| 4   | MSTPB4   | 1             | R/W |   |
| 3   | MSTPB3   | 1             | R/W |   |
| 2   | MSTPB2   | 1             | R/W |   |
| 1   | MSTPB1   | 1             | R/W |   |
| 0   | MSTPB0   | 1             | R/W |   |

### 18.2.3 Module Stop Control Register C (MSTPCRC)

When bits MSTPC2 to MSTPC0 are set to 1, the corresponding on-chip RAM stops. Do not set the corresponding MSTPC2 to MSTPC0 bits to 1 while accessing on-chip RAM.

|               |         |         |         |         |         |         |        |        |
|---------------|---------|---------|---------|---------|---------|---------|--------|--------|
| Bit           | 15      | 14      | 13      | 12      | 11      | 10      | 9      | 8      |
| Bit Name      | MSTPC15 | MSTPC14 | MSTPC13 | MSTPC12 | MSTPC11 | MSTPC10 | MSTPC9 | MSTPC8 |
| Initial Value | 1       | 1       | 1       | 1       | 1       | 1       | 1      | 1      |
| R/W           | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W    | R/W    |
| Bit           | 7       | 6       | 5       | 4       | 3       | 2       | 1      | 0      |
| Bit Name      | MSTPC7  | MSTPC6  | MSTPC5  | MSTPC4  | MSTPC3  | MSTPC2  | MSTPC1 | MSTPC0 |
| Initial Value | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0      |
| R/W           | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W    | R/W    |

| Bit | Bit Name | Initial Value | R/W | Module   |
|-----|----------|---------------|-----|--|
| 15  | MSTPC15  | 1             | R/W | Reserved   |
| 14  | MSTPC14  | 1             | R/W | These bits are always read as 1. The write value should always be 1. |
| 13  | MSTPC13  | 1             | R/W |  |
| 12  | MSTPC12  | 1             | R/W |  |
| 11  | MSTPC11  | 1             | R/W |  |
| 10  | MSTPC10  | 1             | R/W |  |
| 9   | MSTPC9   | 1             | R/W |  |
| 8   | MSTPC8   | 1             | R/W |  |
| 7   | MSTPC7   | 0             | R/W |  |
| 6   | MSTPC6   | 0             | R/W | These bits are always read as 0. The write value should always be 0. |
| 5   | MSTPC5   | 0             | R/W |  |
| 4   | MSTPC4   | 0             | R/W |  |
| 3   | MSTPC3   | 0             | R/W |  |
| 2   | MSTPC2   | 0             | R/W | On-chip RAM_2 (H'FFF6000 to H'FFF7FFF)                               |
| 1   | MSTPC1   | 0             | R/W | On-chip RAM_1 (H'FFF8000 to H'FFF9FFF)                               |
| 0   | MSTPC0   | 0             | R/W | On-chip RAM_0 (H'FFFA000 to H'FFFBFFF)                               |

## 18.3 Multi-Clock Function

When bits ICK2 to ICK0, PCK2 to PCK0, and BCK2 to BCK0 in SCKCR are set, a transition is made to multi-clock mode at the end of the bus cycle. In multi-clock mode, the CPU and bus masters operate on the operating clock specified by bits ICK2 to ICK0. The peripheral modules operate on the operating clock specified by bits PCK2 to PCK0. The external bus operates on the operating clock specified by bits BCK2 to BCK0.

Even if the frequencies specified by bits PCK2 to PCK0 and BCK2 to BCK0 are higher than the frequency specified by bits ICK2 to ICK0, the specified values are not reflected in the peripheral module and external bus clocks. The peripheral module and external bus clocks are restricted to the operating clock specified by bits ICK2 to ICK0.

Multi-clock mode is cleared by clearing all of bits ICK2 to ICK0, PCK2 to PCK0, and BCK2 to BCK0 to 0. A transition is made to normal mode at the end of the bus cycle, and multi-clock mode is cleared.

If a SLEEP instruction is executed while the SSBY bit in SBYCR is cleared to 0, this LSI enters sleep mode. When sleep mode is cleared by an interrupt, multi-clock mode is restored.

If a SLEEP instruction is executed while the SSBY bit in SBYCR is set to 1, this LSI enters software standby mode. When software standby mode is cleared by an external interrupt, multi-clock mode is restored.

When the  $\overline{\text{RES}}$  pin is driven low, the reset state is entered and multi-clock mode is cleared. The same applies to a reset caused by watchdog timer overflow.

When the  $\overline{\text{STBY}}$  pin is driven low, a transition is made to hardware standby mode.

## 18.4 Sleep Mode

### 18.4.1 Transition to Sleep Mode

When the SLEEP instruction is executed when the SSBY bit in SBYCR is 0, the CPU enters sleep mode. In sleep mode, CPU operation stops but the contents of the CPU's internal registers are retained. Other peripheral functions do not stop.

### 18.4.2 Clearing Sleep Mode

Sleep mode is exited by any interrupt, signals on the  $\overline{\text{RES}}$  or  $\overline{\text{STBY}}$  pin, and a reset caused by a watchdog timer overflow.

#### 1. Clearing by interrupt

When an interrupt occurs, sleep mode is exited and interrupt exception processing starts. Sleep mode is not exited if the interrupt is disabled, or interrupts other than NMI are masked by the CPU.

#### 2. Clearing by $\overline{\text{RES}}$ pin

Setting the  $\overline{\text{RES}}$  pin level low selects the reset state. After the stipulated reset input duration, driving the  $\overline{\text{RES}}$  pin high makes the CPU start the reset exception processing.

#### 3. Clearing by $\overline{\text{STBY}}$ pin

When the  $\overline{\text{STBY}}$  pin level is driven low, a transition is made to hardware standby mode.

#### 4. Clearing by reset caused by watchdog timer overflow

Sleep mode is exited by an internal reset caused by a watchdog timer overflow.

## 18.5 Software Standby Mode

### 18.5.1 Transition to Software Standby Mode

If a SLEEP instruction is executed when the SSBY bit in SBYCR is set to 1, software standby mode is entered. In this mode, the CPU, on-chip peripheral functions, and oscillator all stop. However, the contents of the CPU's internal registers, on-chip RAM data, and the states of on-chip peripheral functions other than the SCI, and the states of the I/O ports, are retained. Whether the address bus and bus control signals are placed in the high-impedance state or retain the output state can be specified by the OPE bit in SBYCR. In this mode the oscillator stops, allowing power consumption to be significantly reduced.

If the WDT is used as a watchdog timer, it is impossible to make a transition to software standby mode. The WDT should be stopped before the SLEEP instruction execution.

### 18.5.2 Clearing Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI pin, or pins  $\overline{\text{IRQ0}}$  to  $\overline{\text{IRQ11}}$ \*), or by means of the  $\overline{\text{RES}}$  pin or  $\overline{\text{STBY}}$  pin.

#### 1. Clearing by interrupt

When an NMI or IRQ0 to IRQ11\* interrupt request signal is input, clock oscillation starts, and after the elapse of the time set in bits STS4 to STS0 in SBYCR, stable clocks are supplied to the entire LSI, software standby mode is cleared, and interrupt exception handling is started.

When clearing software standby mode with an IRQ0 to IRQ11\* interrupt, set the corresponding enable bit to 1 and ensure that no interrupt with a higher priority than interrupts IRQ0 to IRQ11\* is generated. Software standby mode cannot be cleared if the interrupt has been masked on the CPU side or has been designated as a DTC activation source.

Note: \* By setting the SSIn bit in SSIER to 1,  $\overline{\text{IRQ0}}$  to  $\overline{\text{IRQ11}}$  can be used as a software standby mode clearing source.

#### 2. Clearing by $\overline{\text{RES}}$ pin

When the  $\overline{\text{RES}}$  pin is driven low, clock oscillation is started. At the same time as clock oscillation starts, clocks are supplied to the entire LSI. Note that the  $\overline{\text{RES}}$  pin must be held low until clock oscillation settles. When the  $\overline{\text{RES}}$  pin goes high, the CPU begins reset exception handling.

#### 3. Clearing by $\overline{\text{STBY}}$ pin

When the  $\overline{\text{STBY}}$  pin is driven low, a transition is made to hardware standby mode.

### 18.5.3 Setting Oscillation Settling Time after Clearing Software Standby Mode

Bits STS4 to STS0 in SBYCR should be set as described below.

1. Using a crystal resonator

Set bits STS4 to STS0 so that the standby time is at least equal to the oscillation settling time.

Table 18.2 shows the standby times for operating frequencies and settings of bits STS4 to STS0.

2. Using an external clock

A PLL circuit settling time is necessary. Refer to table 18.2 to set the standby time.

**Table 18.2 Oscillation Settling Time Settings**

| STS4 | STS3 | STS2  | STS1 | STS0  | Standby Time | P $\phi$ * [MHz] |          |          | Unit    |      |      |       |
|------|------|-------|------|-------|--------------|------------------|----------|----------|---------|------|------|-------|
|      |      |       |      |       |              | 35               | 25       | 20       |         |      |      |       |
| 0    | 0    | 0     | 0    | 0     | Reserved     | —                | —        | —        | $\mu$ s |      |      |       |
|      |      |       |      |       | 1            | Reserved         | —        | —        |         | —    |      |       |
|      |      |       |      | 1     | 0            | 0                | Reserved | —        |         | —    | —    |       |
|      |      |       |      |       |              | 1                | Reserved | —        |         | —    | —    |       |
|      |      |       |      |       | 1            | 0                | Reserved | —        |         | —    | —    |       |
|      |      |       |      |       |              | 1                | 64       | 1.8      |         | 2.6  | 3.2  |       |
|      |      |       |      | 1     | 0            | 0                | 0        | Reserved |         | —    | —    | —     |
|      |      |       |      |       |              |                  | 1        | 512      |         | 14.6 | 20.5 | 25.6  |
|      |      |       |      |       |              | 1                | 0        | 1024     |         | 29.3 | 41.0 | 51.2  |
|      |      |       |      |       |              |                  | 1        | 2048     |         | 58.5 | 81.9 | 102.4 |
| 1    | 0    | 4096  | 0.12 |       |              |                  | 0.16     | 0.20     |         |      |      |       |
|      | 1    | 16384 | 0.47 |       |              |                  | 0.66     | 0.82     |         |      |      |       |
| 1    | 0    | 0     | 0    | 65536 | 1.87         | 2.62             | 3.28     |          |         |      |      |       |
|      |      |       |      | 1     | 131072       | 3.74             | 5.24     | 6.55     |         |      |      |       |
|      |      |       | 1    | 0     | 262144       | 7.49             | 10.49    | 13.11    |         |      |      |       |
|      |      |       |      | 1     | 524288       | 14.98            | 20.97    | 26.21    |         |      |      |       |
|      |      | 1     | 0    | 0     | 0            | Reserved         | —        | —        | —       |      |      |       |
|      |      |       |      |       | 1            | 32768            | 0.94     | 1.31     | 1.64    |      |      |       |
|      |      |       |      | 1     | 0            | 65536            | 1.87     | 2.62     | 3.28    |      |      |       |
|      |      |       |      |       | 1            | 131072           | 3.74     | 5.24     | 6.55    |      |      |       |

 : Recommended time setting when using a crystal resonator.

 : Recommended time setting when using an external clock.

Note: \* P $\phi$  is the output from the peripheral module frequency divider.

| STS4 | STS3 | STS2  | STS1 | STS0 | Standby<br>Time | P $\phi$ * [MHz] |          |       | Unit    |       |       |       |       |       |
|------|------|-------|------|------|-----------------|------------------|----------|-------|---------|-------|-------|-------|-------|-------|
|      |      |       |      |      |                 | 13               | 10       | 8     |         |       |       |       |       |       |
| 0    | 0    | 0     | 0    | 0    | Reserved        | —                | —        | —     | $\mu$ s |       |       |       |       |       |
|      |      |       |      |      | 1               | Reserved         | —        | —     |         | —     |       |       |       |       |
|      |      |       |      |      | 1               | 0                | Reserved | —     |         | —     | —     |       |       |       |
|      |      |       |      |      |                 | 1                | Reserved | —     |         | —     | —     |       |       |       |
| 1    | 0    | 0     | 0    | 0    | Reserved        | —                | —        | —     | ms      |       |       |       |       |       |
|      |      |       |      |      | 1               | 64               | 4.9      | 6.4   |         | 8.0   |       |       |       |       |
|      |      |       |      |      | 1               | 0                | 512      | 39.4  |         | 51.2  | 64.0  |       |       |       |
|      |      |       |      |      |                 | 1                | 1024     | 78.8  |         | 102.4 | 128.0 |       |       |       |
|      |      |       |      |      | 1               | 0                | 0        | 0     |         | 0     | 2048  | 157.5 | 204.8 | 256.0 |
|      |      |       |      |      |                 |                  |          |       |         |       | 1     | 4096  | 0.32  | 0.41  |
| 1    | 0    | 16384 | 1.26 | 1.64 |                 |                  |          |       | 2.05    |       |       |       |       |       |
|      | 1    | 32765 | 2.52 | 3.28 |                 |                  |          |       | 4.10    |       |       |       |       |       |
| 1    | 0    | 0     | 0    | 0    | 65536           | 5.04             | 6.55     | 8.19  |         |       |       |       |       |       |
|      |      |       |      |      | 1               | 131072           | 10.08    | 13.11 | 16.38   |       |       |       |       |       |
|      |      |       |      |      | 1               | 0                | 262144   | 20.16 | 26.21   | 32.77 |       |       |       |       |
|      |      |       |      |      |                 | 1                | 524288   | 40.33 | 52.43   | 65.54 |       |       |       |       |
| 1    | 0    | 0     | 0    | 0    | Reserved        | —                | —        | —     |         |       |       |       |       |       |

 : Recommended time setting when using a crystal resonator.

 : Recommended time setting when using an external clock.


Note: \*  $\phi$  is the output from the peripheral module frequency divider.

## 18.5.4 Software Standby Mode Application Example

Figure 18.2 shows an example in which a transition is made to software standby mode at the falling edge on the NMI pin, and software standby mode is cleared at the rising edge on the NMI pin.

In this example, an NMI interrupt is accepted with the NMIEG bit in INTCR cleared to 0 (falling edge specification), then the NMIEG bit is set to 1 (rising edge specification), the SSBY bit is set to 1, and a SLEEP instruction is executed, causing a transition to software standby mode.

Software standby mode is then cleared at the rising edge on the NMI pin.



**Figure 18.2 Software Standby Mode Application Example**

## 18.6 Hardware Standby Mode

### 18.6.1 Transition to Hardware Standby Mode

When the  $\overline{\text{STBY}}$  pin is driven low, a transition is made to hardware standby mode from any mode.

In hardware standby mode, all functions enter the reset state and stop operation, resulting in a significant reduction in power consumption. As long as the prescribed voltage is supplied, on-chip RAM data is retained. I/O ports are set to the high-impedance state.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before driving the  $\overline{\text{STBY}}$  pin low. Do not change the state of the mode pins (MD2 to MD0) while this LSI is in hardware standby mode.

### 18.6.2 Clearing Hardware Standby Mode

Hardware standby mode is cleared by means of the  $\overline{\text{STBY}}$  pin and the  $\overline{\text{RES}}$  pin. When the  $\overline{\text{STBY}}$  pin is driven high while the  $\overline{\text{RES}}$  pin is low, the reset state is entered and clock oscillation is started. Ensure that the  $\overline{\text{RES}}$  pin is held low until clock oscillation settles (for details on the oscillation settling time, refer to table 18.2). When the  $\overline{\text{RES}}$  pin is subsequently driven high, a transition is made to the program execution state via the reset exception handling state.

### 18.6.3 Hardware Standby Mode Timing

Figure 18.3 shows an example of hardware standby mode timing.

When the  $\overline{\text{STBY}}$  pin is driven low after the  $\overline{\text{RES}}$  pin has been driven low, a transition is made to hardware standby mode. Hardware standby mode is cleared by driving the  $\overline{\text{STBY}}$  pin high, waiting for the oscillation settling time, then changing the  $\overline{\text{RES}}$  pin from low to high.




Figure 18.3 Hardware Standby Mode Timing

## 18.6.4 Timing Sequence at Power-On

Figure 18.4 shows the timing sequence at power-on.

At power-on, the  $\overline{\text{RES}}$  pin must be driven low with the  $\overline{\text{STBY}}$  pin driven high for a given time in order to clear the reset state.

To enter hardware standby mode immediately after power-on, drive the  $\overline{\text{STBY}}$  pin low after exiting the reset state.

For details on clearing hardware standby mode, see section 18.6.3, Hardware Standby Mode Timing.




Figure 18.4 Timing Sequence at Power-On

## 18.7 Module Stop Mode

### 18.7.1 Module Stop Mode

Module stop mode can be set for individual on-chip peripheral modules.

When the corresponding MSTP bit in MSTPCRA, MSTPCRB, or MSTPCRC is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. The CPU continues operating independently.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module starts operating at the end of the bus cycle. In module stop mode, the internal states of modules other than the SCI are retained.

After the reset state is cleared, all modules other than the DTC and on-chip RAM are in module stop mode.

The registers of the module for which module stop mode is selected cannot be read from or written to.

## 18.7.2 All-Module-Clock-Stop Mode

When the ACSE bit is set to 1 and all modules controlled by MSTPCR are stopped (MSTPCRA, MSTPCRB = H'FFFFFFF), or all modules except for the 8-bit timer are stopped (MSTPCRA, MSTPCRB = H'F[0 to F]FFFFFF), executing a SLEEP instruction with the SSBY bit in SBYCR cleared to 0 will cause all modules (except for the 8-bit timer\* and watchdog timer), the bus controller, and the I/O ports to stop operating, and to make a transition to all-module-clock-stop mode at the end of the bus cycle.

All-module-clock-stop mode is cleared by an external interrupt (NMI or  $\overline{IRQ0}$  to  $\overline{IRQ11}$  pins),  $\overline{RES}$  pin input, or an internal interrupt (8-bit timer\* or watchdog timer), and the CPU returns to the normal program execution state via the exception handling state. All-module-clock-stop mode is not cleared if interrupts are disabled, if interrupts other than NMI are masked on the CPU side, or if the relevant interrupt is designated as a DTC activation source.

When the  $\overline{STBY}$  pin is driven low, a transition is made to hardware standby mode.

Note: \* Operation or halting of the 8-bit timer can be selected by bits MSTPA11 to MSTPA8 in MSTPCRA.

## 18.8 B $\phi$ Clock Output Control

Output of the B $\phi$  clock can be controlled by bits PSTOP1 and POSEL1 in SCKCR, and DDR for the corresponding PA7 pin.

Clearing both bits PSTOP1 and POSEL1 to 0 enables the B $\phi$  clock output on the PA7 pin. When bit PSTOP1 is set to 1, the B $\phi$  clock output stops at the end of the bus cycle, and the B $\phi$  clock output goes high. When DDR for the PA7 pin is cleared to 0, the B $\phi$  clock output is disabled and the pin becomes an input port.

Tables 18.3 shows the states of the B $\phi$  pin in each processing state.

**Table 18.3 B $\phi$  Pin (PA7) State in Each Processing State**

| Register Setting Value |        |        | Normal Operating State | Sleep Mode         | All-Module-Clock-Stop Mode | Software Standby Mode |                    | Hardware Standby Mode |
|------------------------|--------|--------|------------------------|--------------------|----------------------------|-----------------------|--------------------|-----------------------|
| DDR                    | PSTOP1 | POSEL1 |                        |                    |                            | OPE = 0               | OPE = 1            |                       |
| 0                      | X      | X      | Hi-Z                   | Hi-Z               | Hi-Z                       | Hi-Z                  | Hi-Z               | Hi-Z                  |
| 1                      | 0      | 0      | B $\phi$ output        | B $\phi$ output    | B $\phi$ output            | High                  | High               | Hi-Z                  |
| 1                      | 0      | 1      | Setting prohibited     | Setting prohibited | Setting prohibited         | Setting prohibited    | Setting prohibited | Setting prohibited    |
| 1                      | 1      | X      | High                   | High               | High                       | High                  | High               | Hi-Z                  |

## **18.9 Usage Notes**

### **18.9.1 I/O Port Status**

In software standby mode, the I/O port states are retained. Therefore, there is no reduction in current consumption for the output current when a high-level signal is output.

### **18.9.2 Current Consumption during Oscillation Settling Standby Period**

Current consumption increases during the oscillation settling standby period.

### **18.9.3 DTC Module Stop**

Depending on the operating state of the DTC, bit MSTPA12 may not be set to 1. Setting of the DTC module stop mode should be carried out only when the DTC is not activated.

For details, see section 7, Data Transfer Controller (DTC).

### **18.9.4 On-Chip Peripheral Module Interrupts**

Relevant interrupt operations cannot be performed in module stop mode. Consequently, if module stop mode is entered when an interrupt has been requested, it will not be possible to clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be disabled before entering module stop mode.

### **18.9.5 Writing to MSTPCRA, MSTPCRB, and MSTPCRC**

MSTPCRA, MSTPCRB, and MSTPCRC should only be written to by the CPU.



# Section 19 List of Registers

The register list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below.

## 1. Register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to functional modules.
- The number of Access Cycles indicates the number of states based on the specified reference clock. For details, see section 6.12.1, Access to Internal Address Space.
- Undefined and reserved addresses cannot be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and subsequent operations cannot be guaranteed.

## 2. Register bits

- Bit configurations of the registers are listed in the same order as the register addresses.
- Reserved bits are indicated by — in the bit name column.
- Space in the bit name field indicates that the entire register is allocated to either the counter or data.
- For the registers of 16 or 32 bits, the MSB is listed first.  
Byte configuration description order is subject to big endian.

## 3. Register states in each operating mode

- Register states are listed in the same order as the register addresses.
- For the initialized state of each bit, refer to the register description in the corresponding section.
- The register states shown here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.

## 19.1 Register Addresses (Address Order)

| Register Name                        | Abbreviation | Number of Bits | Address | Module   | Data Width | Access Cycles (Read/Write) |
|--------------------------------------|--------------|----------------|---------|----------|------------|----------------------------|
| Port 1 data direction register       | P1DDR        | 8              | H'FFB80 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 2 data direction register       | P2DDR        | 8              | H'FFB81 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 3 data direction register       | P3DDR        | 8              | H'FFB82 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 6 data direction register       | P6DDR        | 8              | H'FFB85 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port A data direction register       | PADDR        | 8              | H'FFB89 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port B data direction register       | PBDDR        | 8              | H'FFB8A | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port D data direction register       | PDDDR        | 8              | H'FFB8C | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port E data direction register       | PEDDR        | 8              | H'FFB8D | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port F data direction register       | PFDDR        | 8              | H'FFB8E | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 1 input buffer control register | P1ICR        | 8              | H'FFB90 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 2 input buffer control register | P2ICR        | 8              | H'FFB91 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 3 input buffer control register | P3ICR        | 8              | H'FFB92 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 5 input buffer control register | P5ICR        | 8              | H'FFB94 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 6 input buffer control register | P6ICR        | 8              | H'FFB95 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port A input buffer control register | PAICR        | 8              | H'FFB99 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port B input buffer control register | PBICR        | 8              | H'FFB9A | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port D input buffer control register | PDICR        | 8              | H'FFB9C | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port E input buffer control register | PEICR        | 8              | H'FFB9D | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port F input buffer control register | PFICR        | 8              | H'FFB9E | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port H register                      | PORTH        | 8              | H'FFBA0 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port I register                      | PORTI        | 8              | H'FFBA1 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port H data register                 | PHDR         | 8              | H'FFBA4 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port I data register                 | PIDR         | 8              | H'FFBA5 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port H data direction register       | PHDDR        | 8              | H'FFBA8 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port I data direction register       | PIDDR        | 8              | H'FFBA9 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port H input buffer control register | PHICR        | 8              | H'FFBAC | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port I input buffer control register | PIICR        | 8              | H'FFBAD | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port D pull-up MOS control register  | PDPCR        | 8              | H'FFBB4 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port E pull-up MOS control register  | PEPCR        | 8              | H'FFBB5 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port F pull-up MOS control register  | PFPCR        | 8              | H'FFBB6 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port H pull-up MOS control register  | PHPCR        | 8              | H'FFBB8 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |

| Register Name                                | Abbreviation | Number of Bits | Address | Module   | Data Width | Access Cycles (Read/Write) |
|--|--------------|----------------|---------|----------|------------|----------------------------|
| Port 1 pull-up MOS control register          | PIPCR        | 8              | H'FFBB9 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 2 open drain control register           | P2ODR        | 8              | H'FFBBC | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port F open drain control register           | PFODR        | 8              | H'FFBBD | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port function control register 0             | PFCR0        | 8              | H'FFBC0 | I/O port | 8          | 2P $\phi$ /3P $\phi$       |
| Port function control register 1             | PFCR1        | 8              | H'FFBC1 | I/O port | 8          | 2P $\phi$ /3P $\phi$       |
| Port function control register 2             | PFCR2        | 8              | H'FFBC2 | I/O port | 8          | 2P $\phi$ /3P $\phi$       |
| Port function control register 4             | PFCR4        | 8              | H'FFBC4 | I/O port | 8          | 2P $\phi$ /3P $\phi$       |
| Port function control register 6             | PFCR6        | 8              | H'FFBC6 | I/O port | 8          | 2P $\phi$ /3P $\phi$       |
| Port function control register 9             | PFCR9        | 8              | H'FFBC9 | I/O port | 8          | 2P $\phi$ /3P $\phi$       |
| Port function control register B             | PFCRB        | 8              | H'FFBCB | I/O port | 8          | 2P $\phi$ /3P $\phi$       |
| Port function control register C             | PFCRC        | 8              | H'FFBCC | I/O port | 8          | 2P $\phi$ /3P $\phi$       |
| Software standby release IRQ enable register | SSIER        | 16             | H'FFBCE | INTC     | 8          | 2P $\phi$ /3P $\phi$       |
| Interrupt priority register A                | IPRA         | 16             | H'FFD40 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| Interrupt priority register B                | IPRB         | 16             | H'FFD42 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| Interrupt priority register C                | IPRC         | 16             | H'FFD44 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| Interrupt priority register E                | IPRE         | 16             | H'FFD48 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| Interrupt priority register F                | IPRF         | 16             | H'FFD4A | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| Interrupt priority register G                | IPRG         | 16             | H'FFD4C | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| Interrupt priority register H                | IPRH         | 16             | H'FFD4E | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| Interrupt priority register K                | IPRK         | 16             | H'FFD54 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| Interrupt priority register L                | IPRL         | 16             | H'FFD56 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| IRQ sense control register H                 | ISCRH        | 16             | H'FFD68 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| IRQ sense control register L                 | ISCR L       | 16             | H'FFD6A | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| DTC vector base register                     | DTCVBR       | 32             | H'FFD80 | BSC      | 16         | 2I $\phi$ /3I $\phi$       |
| Bus width control register                   | ABWCR        | 16             | H'FFD84 | BSC      | 16         | 2I $\phi$ /3I $\phi$       |
| Access state control register                | ASTCR        | 16             | H'FFD86 | BSC      | 16         | 2I $\phi$ /3I $\phi$       |
| Wait control register A                      | WTCRA        | 16             | H'FFD88 | BSC      | 16         | 2I $\phi$ /3I $\phi$       |
| Wait control register B                      | WTCRB        | 16             | H'FFD8A | BSC      | 16         | 2I $\phi$ /3I $\phi$       |
| Read strobe timing control register          | RDNCR        | 16             | H'FFD8C | BSC      | 16         | 2I $\phi$ /3I $\phi$       |
| CS assert period control register            | CSACR        | 16             | H'FFD8E | BSC      | 16         | 2I $\phi$ /3I $\phi$       |
| Idle control register                        | IDLCR        | 16             | H'FFD90 | BSC      | 16         | 2I $\phi$ /3I $\phi$       |
| Bus control register 1                       | BCR1         | 16             | H'FFD92 | BSC      | 16         | 2I $\phi$ /3I $\phi$       |

| Register Name                                 | Abbreviation | Number of Bits | Address | Module | Data Width | Access Cycles (Read/Write) |
|---|--------------|----------------|---------|--------|------------|----------------------------|
| Bus control register 2                        | BCR2         | 8              | H'FFD94 | BSC    | 16         | 2t $\phi$ /3t $\phi$       |
| Endian control register                       | ENDIANCR     | 8              | H'FFD95 | BSC    | 16         | 2t $\phi$ /3t $\phi$       |
| SRAM mode control register                    | SRAMCR       | 16             | H'FFD98 | BSC    | 16         | 2t $\phi$ /3t $\phi$       |
| Burst ROM interface control register          | BROMCR       | 16             | H'FFD9A | BSC    | 16         | 2t $\phi$ /3t $\phi$       |
| Address/data multiplexed I/O control register | MPXCR        | 16             | H'FFD9C | BSC    | 16         | 2t $\phi$ /3t $\phi$       |
| Mode control register                         | MDCR         | 16             | H'FFDC0 | SYSTEM | 16         | 2t $\phi$ /3t $\phi$       |
| System control register                       | SYSCR        | 16             | H'FFDC2 | SYSTEM | 16         | 2t $\phi$ /3t $\phi$       |
| System clock control register                 | SCKCR        | 16             | H'FFDC4 | SYSTEM | 16         | 2t $\phi$ /3t $\phi$ v     |
| Standby control register                      | SBYCR        | 16             | H'FFDC6 | SYSTEM | 16         | 2t $\phi$ /3t $\phi$       |
| Module stop control register A                | MSTPCRA      | 16             | H'FFDC8 | SYSTEM | 16         | 2t $\phi$ /3t $\phi$       |
| Module stop control register B                | MSTPCRB      | 16             | H'FFDCA | SYSTEM | 16         | 2t $\phi$ /3t $\phi$       |
| Module stop control register C                | MSTPCRC      | 16             | H'FFDCC | SYSTEM | 16         | 2t $\phi$ /3t $\phi$       |
| Serial extended mode register_2               | SEMR_2       | 8              | H'FFE84 | SCI_2  | 8          | 2P $\phi$ /2P $\phi$       |
| Serial mode register_4                        | SMR_4        | 8              | H'FFE90 | SCI_4  | 8          | 2P $\phi$ /2P $\phi$       |
| Bit rate register_4                           | BRR_4        | 8              | H'FFE91 | SCI_4  | 8          | 2P $\phi$ /2P $\phi$       |
| Serial control register_4                     | SCR_4        | 8              | H'FFE92 | SCI_4  | 8          | 2P $\phi$ /2P $\phi$       |
| Transmit data register_4                      | TDR_4        | 8              | H'FFE93 | SCI_4  | 8          | 2P $\phi$ /2P $\phi$       |
| Serial status register_4                      | SSR_4        | 8              | H'FFE94 | SCI_4  | 8          | 2P $\phi$ /2P $\phi$       |
| Receive data register_4                       | RDR_4        | 8              | H'FFE95 | SCI_4  | 8          | 2P $\phi$ /2P $\phi$       |
| Smart card mode register_4                    | SCMR_4       | 8              | H'FFE96 | SCI_4  | 8          | 2P $\phi$ /2P $\phi$       |
| Timer control register_2                      | TCR_2        | 8              | H'FFEC0 | TMR_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control register_3                      | TCR_3        | 8              | H'FFEC1 | TMR_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control/status register_2               | TCSR_2       | 8              | H'FFEC2 | TMR_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control/status register_3               | TCSR_3       | 8              | H'FFEC3 | TMR_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Time constant register A_2                    | TCORA_2      | 8              | H'FFEC4 | TMR_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Time constant register A_3                    | TCORA_3      | 8              | H'FFEC5 | TMR_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Time constant register B_2                    | TCORB_2      | 8              | H'FFEC6 | TMR_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Time constant register B_3                    | TCORB_3      | 8              | H'FFEC7 | TMR_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter_2                               | TCNT_2       | 8              | H'FFEC8 | TMR_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter_3                               | TCNT_3       | 8              | H'FFEC9 | TMR_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter control register_2              | TCCR_2       | 8              | H'FFECA | TMR_2  | 16         | 2P $\phi$ /2P $\phi$       |

| Register Name                     | Abbreviation | Number of Bits | Address | Module   | Data Width | Access Cycles (Read/Write) |
|-----------------------------------|--------------|----------------|---------|----------|------------|----------------------------|
| Timer counter control register_3  | TCCR_3       | 8              | H'FFECB | TMR_3    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control register_4          | TCR_4        | 8              | H'FFEE0 | TPU_4    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer mode register_4             | TMDR_4       | 8              | H'FFEE1 | TPU_4    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer I/O control register_4      | TIOR_4       | 8              | H'FFEE2 | TPU_4    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer interrupt enable register_4 | TIER_4       | 8              | H'FFEE4 | TPU_4    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer status register_4           | TSR_4        | 8              | H'FFEE5 | TPU_4    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter_4                   | TCNT_4       | 16             | H'FFEE6 | TPU_4    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register A_4        | TGRA_4       | 16             | H'FFEE8 | TPU_4    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register B_4        | TGRB_4       | 16             | H'FFEEA | TPU_4    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control register_5          | TCR_5        | 8              | H'FFEF0 | TPU_5    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer mode register_5             | TMDR_5       | 8              | H'FFEF1 | TPU_5    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer I/O control register_5      | TIOR_5       | 8              | H'FFEF2 | TPU_5    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer interrupt enable register_5 | TIER_5       | 8              | H'FFEF4 | TPU_5    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer status register_5           | TSR_5        | 8              | H'FFEF5 | TPU_5    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter_5                   | TCNT_5       | 16             | H'FFEF6 | TPU_5    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register A_5        | TGRA_5       | 16             | H'FFEF8 | TPU_5    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register B_5        | TGRB_5       | 16             | H'FFEFA | TPU_5    | 16         | 2P $\phi$ /2P $\phi$       |
| DTC enable register A             | DTCERA       | 16             | H'FFF20 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| DTC enable register B             | DTCERB       | 16             | H'FFF22 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| DTC enable register C             | DTCERC       | 16             | H'FFF24 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| DTC enable register D             | DTCERD       | 16             | H'FFF26 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| DTC enable register E             | DTCERE       | 16             | H'FFF28 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| DTC enable register F             | DTCERF       | 16             | H'FFF2A | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| DTC enable register G             | DTCERG       | 16             | H'FFF2C | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| DTC enable register H             | DTCERH       | 16             | H'FFF2E | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| DTC control register              | DTCCR        | 8              | H'FFF30 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| Interrupt control register        | INTCR        | 8              | H'FFF32 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| CPU priority control register     | CPUPCR       | 8              | H'FFF33 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| IRQ enable register               | IER          | 16             | H'FFF34 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| IRQ status register               | ISR          | 16             | H'FFF36 | INTC     | 16         | 2I $\phi$ /3I $\phi$       |
| Port 1 register                   | PORT1        | 8              | H'FFF40 | I/O port | 8          | 2P $\phi$ /—               |
| Port 2 register                   | PORT2        | 8              | H'FFF41 | I/O port | 8          | 2P $\phi$ /—               |
| Port 3 register                   | PORT3        | 8              | H'FFF42 | I/O port | 8          | 2P $\phi$ /—               |

| Register Name               | Abbreviation | Number of Bits | Address | Module   | Data Width | Access Cycles (Read/Write) |
|-----------------------------|--------------|----------------|---------|----------|------------|----------------------------|
| Port 5 register             | PORT5        | 8              | H'FFF44 | I/O port | 8          | 2P $\phi$ /—               |
| Port 6 register             | PORT6        | 8              | H'FFF45 | I/O port | 8          | 2P $\phi$ /—               |
| Port A register             | PORTA        | 8              | H'FFF49 | I/O port | 8          | 2P $\phi$ /—               |
| Port B register             | PORTB        | 8              | H'FFF4A | I/O port | 8          | 2P $\phi$ /—               |
| Port D register             | PORTD        | 8              | H'FFF4C | I/O port | 8          | 2P $\phi$ /—               |
| Port E register             | PORTE        | 8              | H'FFF4D | I/O port | 8          | 2P $\phi$ /—               |
| Port F register             | PORTF        | 8              | H'FFF4E | I/O port | 8          | 2P $\phi$ /—               |
| Port 1 data register        | P1DR         | 8              | H'FFF50 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 2 data register        | P2DR         | 8              | H'FFF51 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 3 data register        | P3DR         | 8              | H'FFF52 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port 6 data register        | P6DR         | 8              | H'FFF55 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port A data register        | PADR         | 8              | H'FFF59 | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port B data register        | PBDR         | 8              | H'FFF5A | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port D data register        | PDDR         | 8              | H'FFF5C | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port E data register        | PEDR         | 8              | H'FFF5D | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Port F data register        | PFDR         | 8              | H'FFF5E | I/O port | 8          | 2P $\phi$ /2P $\phi$       |
| Serial mode register_2      | SMR_2        | 8              | H'FFF60 | SCI_2    | 8          | 2P $\phi$ /2P $\phi$       |
| Bit rate register_2         | BRR_2        | 8              | H'FFF61 | SCI_2    | 8          | 2P $\phi$ /2P $\phi$       |
| Serial control register_2   | SCR_2        | 8              | H'FFF62 | SCI_2    | 8          | 2P $\phi$ /2P $\phi$       |
| Transmit data register_2    | TDR_2        | 8              | H'FFF63 | SCI_2    | 8          | 2P $\phi$ /2P $\phi$       |
| Serial status register_2    | SSR_2        | 8              | H'FFF64 | SCI_2    | 8          | 2P $\phi$ /2P $\phi$       |
| Receive data register_2     | RDR_2        | 8              | H'FFF65 | SCI_2    | 8          | 2P $\phi$ /2P $\phi$       |
| Smart card mode register_2  | SCMR_2       | 8              | H'FFF66 | SCI_2    | 8          | 2P $\phi$ /2P $\phi$       |
| D/A data register 0         | DADR0        | 8              | H'FFF68 | D/A      | 8          | 2P $\phi$ /2P $\phi$       |
| D/A data register 1         | DADR1        | 8              | H'FFF69 | D/A      | 8          | 2P $\phi$ /2P $\phi$       |
| D/A control register 01     | DACR01       | 8              | H'FFF6A | D/A      | 8          | 2P $\phi$ /2P $\phi$       |
| PPG output control register | PCR          | 8              | H'FFF76 | PPG      | 8          | 2P $\phi$ /2P $\phi$       |
| PPG output mode register    | PMR          | 8              | H'FFF77 | PPG      | 8          | 2P $\phi$ /2P $\phi$       |
| Next data enable register H | NDERH        | 8              | H'FFF78 | PPG      | 8          | 2P $\phi$ /2P $\phi$       |
| Next data enable register L | NDERL        | 8              | H'FFF79 | PPG      | 8          | 2P $\phi$ /2P $\phi$       |
| Output data register H      | PODRH        | 8              | H'FFF7A | PPG      | 8          | 2P $\phi$ /2P $\phi$       |
| Output data register L      | PODRL        | 8              | H'FFF7B | PPG      | 8          | 2P $\phi$ /2P $\phi$       |
| Next data register H*       | NDRH         | 8              | H'FFF7C | PPG      | 8          | 2P $\phi$ /2P $\phi$       |

| Register Name                   | Abbreviation | Number of Bits | Address | Module | Data Width | Access Cycles (Read/Write) |
|---------------------------------|--------------|----------------|---------|--------|------------|----------------------------|
| Next data register L*           | NDRL         | 8              | H'FFF7D | PPG    | 8          | 2P $\phi$ /2P $\phi$       |
| Next data register H*           | NDRH         | 8              | H'FFF7E | PPG    | 8          | 2P $\phi$ /2P $\phi$       |
| Next data register L*           | NDRL         | 8              | H'FFF7F | PPG    | 8          | 2P $\phi$ /2P $\phi$       |
| Serial mode register_0          | SMR_0        | 8              | H'FFF80 | SCI_0  | 8          | 2P $\phi$ /2P $\phi$       |
| Bit rate register_0             | BRR_0        | 8              | H'FFF81 | SCI_0  | 8          | 2P $\phi$ /2P $\phi$       |
| Serial control register_0       | SCR_0        | 8              | H'FFF82 | SCI_0  | 8          | 2P $\phi$ /2P $\phi$       |
| Transmit data register_0        | TDR_0        | 8              | H'FFF83 | SCI_0  | 8          | 2P $\phi$ /2P $\phi$       |
| Serial status register_0        | SSR_0        | 8              | H'FFF84 | SCI_0  | 8          | 2P $\phi$ /2P $\phi$       |
| Receive data register_0         | RDR_0        | 8              | H'FFF85 | SCI_0  | 8          | 2P $\phi$ /2P $\phi$       |
| Smart card mode register_0      | SCMR_0       | 8              | H'FFF86 | SCI_0  | 8          | 2P $\phi$ /2P $\phi$       |
| Serial mode register_1          | SMR_1        | 8              | H'FFF88 | SCI_1  | 8          | 2P $\phi$ /2P $\phi$       |
| Bit rate register_1             | BRR_1        | 8              | H'FFF89 | SCI_1  | 8          | 2P $\phi$ /2P $\phi$       |
| Serial control register_1       | SCR_1        | 8              | H'FFF8A | SCI_1  | 8          | 2P $\phi$ /2P $\phi$       |
| Transmit data register_1        | TDR_1        | 8              | H'FFF8B | SCI_1  | 8          | 2P $\phi$ /2P $\phi$       |
| Serial status register_1        | SSR_1        | 8              | H'FFF8C | SCI_1  | 8          | 2P $\phi$ /2P $\phi$       |
| Receive data register_1         | RDR_1        | 8              | H'FFF8D | SCI_1  | 8          | 2P $\phi$ /2P $\phi$       |
| Smart card mode register_1      | SCMR_1       | 8              | H'FFF8E | SCI_1  | 8          | 2P $\phi$ /2P $\phi$       |
| A/D data register A             | ADDRA        | 16             | H'FFF90 | A/D    | 16         | 2P $\phi$ /2P $\phi$       |
| A/D data register B             | ADDRB        | 16             | H'FFF92 | A/D    | 16         | 2P $\phi$ /2P $\phi$       |
| A/D data register C             | ADDRC        | 16             | H'FFF94 | A/D    | 16         | 2P $\phi$ /2P $\phi$       |
| A/D data register D             | ADDRD        | 16             | H'FFF96 | A/D    | 16         | 2P $\phi$ /2P $\phi$       |
| A/D data register E             | ADDRE        | 16             | H'FFF98 | A/D    | 16         | 2P $\phi$ /2P $\phi$       |
| A/D data register F             | ADDRF        | 16             | H'FFF9A | A/D    | 16         | 2P $\phi$ /2P $\phi$       |
| A/D data register G             | ADDRG        | 16             | H'FFF9C | A/D    | 16         | 2P $\phi$ /2P $\phi$       |
| A/D data register H             | ADDRH        | 16             | H'FFF9E | A/D    | 16         | 2P $\phi$ /2P $\phi$       |
| A/D control/status register     | ADCSR        | 8              | H'FFFA0 | A/D    | 16         | 2P $\phi$ /2P $\phi$       |
| A/D control register            | ADCR         | 8              | H'FFFA1 | A/D    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control/status register   | TCSR         | 8              | H'FFFA4 | WDT    |            | 2P $\phi$ /3P $\phi$       |
| Timer counter                   | TCNT         | 8              | H'FFFA5 | WDT    |            | 2P $\phi$ /3P $\phi$       |
| Reset control/status register   | RSTCSR       | 8              | H'FFFA7 | WDT    |            | 2P $\phi$ /3P $\phi$       |
| Timer control register_0        | TCR_0        | 8              | H'FFFB0 | TMR_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control register_1        | TCR_1        | 8              | H'FFFB1 | TMR_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control/status register_0 | TCSR_0       | 8              | H'FFFB2 | TMR_0  | 16         | 2P $\phi$ /2P $\phi$       |

| Register Name                     | Abbreviation | Number of Bits | Address | Module | Data Width | Access Cycles (Read/Write) |
|-----------------------------------|--------------|----------------|---------|--------|------------|----------------------------|
| Timer control/status register_1   | TCSR_1       | 8              | H'FFFB3 | TMR_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Time constant register A_0        | TCORA_0      | 8              | H'FFFB4 | TMR_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Time constant register A_1        | TCORA_1      | 8              | H'FFFB5 | TMR_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Time constant register B_0        | TCORB_0      | 8              | H'FFFB6 | TMR_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Time constant register B_1        | TCORB_1      | 8              | H'FFFB7 | TMR_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter_0                   | TCNT_0       | 8              | H'FFFB8 | TMR_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter_1                   | TCNT_1       | 8              | H'FFFB9 | TMR_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter control register_0  | TCCR_0       | 8              | H'FFFBA | TMR_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter control register_1  | TCCR_1       | 8              | H'FFFBB | TMR_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer start register              | TSTR         | 8              | H'FFFBC | TPU    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer synchronous register        | TSYR         | 8              | H'FFFBD | TPU    | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control register_0          | TCR_0        | 8              | H'FFFC0 | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer mode register_0             | TMDR_0       | 8              | H'FFFC1 | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer I/O control register H_0    | TIORH_0      | 8              | H'FFFC2 | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer I/O control register L_0    | TIORL_0      | 8              | H'FFFC3 | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer interrupt enable register_0 | TIER_0       | 8              | H'FFFC4 | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer status register_0           | TSR_0        | 8              | H'FFFC5 | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter_0                   | TCNT_0       | 16             | H'FFFC6 | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register A_0        | TGRA_0       | 16             | H'FFFC8 | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register B_0        | TGRB_0       | 16             | H'FFCA  | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register C_0        | TGRC_0       | 16             | H'FFCC  | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register D_0        | TGRD_0       | 16             | H'FFCE  | TPU_0  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control register_1          | TCR_1        | 8              | H'FFFD0 | TPU_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer mode register_1             | TMDR_1       | 8              | H'FFFD1 | TPU_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer I/O control register_1      | TIOR_1       | 8              | H'FFFD2 | TPU_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer interrupt enable register_1 | TIER_1       | 8              | H'FFFD4 | TPU_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer status register_1           | TSR_1        | 8              | H'FFFD5 | TPU_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter_1                   | TCNT_1       | 16             | H'FFFD6 | TPU_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register A_1        | TGRA_1       | 16             | H'FFFD8 | TPU_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register B_1        | TGRB_1       | 16             | H'FFDA  | TPU_1  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control register_2          | TCR_2        | 8              | H'FFFE0 | TPU_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer mode register_2             | TMDR_2       | 8              | H'FFFE1 | TPU_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer I/O control register_2      | TIOR_2       | 8              | H'FFFE2 | TPU_2  | 16         | 2P $\phi$ /2P $\phi$       |

| Register Name                     | Abbreviation | Number of Bits | Address | Module | Data Width | Access Cycles (Read/Write) |
|-----------------------------------|--------------|----------------|---------|--------|------------|----------------------------|
| Timer interrupt enable register_2 | TIER_2       | 8              | H'FFFE4 | TPU_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer status register_2           | TSR_2        | 8              | H'FFFE5 | TPU_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter_2                   | TCNT_2       | 16             | H'FFFE6 | TPU_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register A_2        | TGRA_2       | 16             | H'FFFE8 | TPU_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register B_2        | TGRB_2       | 16             | H'FFFEA | TPU_2  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer control register_3          | TCR_3        | 8              | H'FFFF0 | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer mode register_3             | TMDR_3       | 8              | H'FFFF1 | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer I/O control register H_3    | TIORH_3      | 8              | H'FFFF2 | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer I/O control register L_3    | TIORL_3      | 8              | H'FFFF3 | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer interrupt enable register_3 | TIER_3       | 8              | H'FFFF4 | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer status register_3           | TSR_3        | 8              | H'FFFF5 | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer counter_3                   | TCNT_3       | 16             | H'FFFF6 | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register A_3        | TGRA_3       | 16             | H'FFFF8 | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register B_3        | TGRB_3       | 16             | H'FFFFA | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register C_3        | TGRC_3       | 16             | H'FFFFC | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |
| Timer general register D_3        | TGRD_3       | 16             | H'FFFFE | TPU_3  | 16         | 2P $\phi$ /2P $\phi$       |

Note: \* When the same output trigger is specified for pulse output groups 2 and 3 by the PCR setting, the NDRH address is H'FFF7C. When different output triggers are specified, the NDRH addresses for pulse output groups 2 and 3 are H'FFF7E and H'FFF7C, respectively. Similarly, when the same output trigger is specified for pulse output groups 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When different output triggers are specified, the NDRL addresses for pulse output groups 0 and 1 are H'FFF7F and H'FFF7D, respectively.

## 19.2 Register Bits

Register addresses and bit names of the on-chip peripheral modules are described below.

Each line covers eight bits, and 16-bit and 32-bit registers are shown as 2 or 4 lines, respectively.

| Register<br>Abbreviation | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 | Module   |
|--------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|----------|
| P1DDR                    | P17DDR            | P16DDR            | P15DDR            | P14DDR            | P13DDR            | P12DDR            | P11DDR           | P10DDR           | I/O port |
| P2DDR                    | P27DDR            | P26DDR            | P25DDR            | P24DDR            | P23DDR            | P22DDR            | P21DDR           | P20DDR           |          |
| P3DDR                    | P37DDR            | P36DDR            | P35DDR            | P34DDR            | P33DDR            | P32DDR            | P31DDR           | P30DDR           |          |
| P6DDR                    | —                 | —                 | P65DDR            | P64DDR            | P63DDR            | P62DDR            | P61DDR           | P60DDR           |          |
| PADDR                    | PA7DDR            | PA6DDR            | PA5DDR            | PA4DDR            | PA3DDR            | PA2DDR            | PA1DDR           | PA0DDR           |          |
| PBDDR                    | —                 | —                 | —                 | —                 | PB3DDR            | PB2DDR            | PB1DDR           | PB0DDR           |          |
| PDDDR                    | PD7DDR            | PD6DDR            | PD5DDR            | PD4DDR            | PD3DDR            | PD2DDR            | PD1DDR           | PD0DDR           |          |
| PEDDR                    | PE7DDR            | PE6DDR            | PE5DDR            | PE4DDR            | PE3DDR            | PE2DDR            | PE1DDR           | PE0DDR           |          |
| PFDDR                    | PF7DDR            | PF6DDR            | PF5DDR            | PF4DDR            | PF3DDR            | PF2DDR            | PF1DDR           | PF0DDR           |          |
| P1ICR                    | P17ICR            | P16ICR            | P15ICR            | P14ICR            | P13ICR            | P12ICR            | P11ICR           | P10ICR           |          |
| P2ICR                    | P27ICR            | P26ICR            | P25ICR            | P24ICR            | P23ICR            | P22ICR            | P21ICR           | P20ICR           |          |
| P3ICR                    | P37ICR            | P36ICR            | P35ICR            | P34ICR            | P33ICR            | P32ICR            | P31ICR           | P30ICR           |          |
| P5ICR                    | P57ICR            | P56ICR            | P55ICR            | P54ICR            | P53ICR            | P52ICR            | P51ICR           | P50ICR           |          |
| P6ICR                    | —                 | —                 | P65ICR            | P64ICR            | P63ICR            | P62ICR            | P61ICR           | P60ICR           |          |
| PAICR                    | PA7ICR            | PA6ICR            | PA5ICR            | PA4ICR            | PA3ICR            | PA2ICR            | PA1ICR           | PA0ICR           |          |
| PBICR                    | —                 | —                 | —                 | —                 | PB3ICR            | PB2ICR            | PB1ICR           | PB0ICR           |          |
| PDICR                    | PD7ICR            | PD6ICR            | PD5ICR            | PD4ICR            | PD3ICR            | PD2ICR            | PD1ICR           | PD0ICR           |          |
| PEICR                    | PE7ICR            | PE6ICR            | PE5ICR            | PE4ICR            | PE3ICR            | PE2ICR            | PE1ICR           | PE0ICR           |          |
| PFICR                    | PF7ICR            | PF6ICR            | PF5ICR            | PF4ICR            | PF3ICR            | PF2ICR            | PF1ICR           | PF0ICR           |          |
| PORTH                    | PH7               | PH6               | PH5               | PH4               | PH3               | PH2               | PH1              | PH0              |          |
| PORTI                    | PI7               | PI6               | PI5               | PI4               | PI3               | PI2               | PI1              | PI0              |          |
| PHDR                     | PH7DR             | PH6DR             | PH5DR             | PH4DR             | PH3DR             | PH2DR             | PH1DR            | PH0DR            |          |
| PIDR                     | PI7DR             | PI6DR             | PI5DR             | PI4DR             | PI3DR             | PI2DR             | PI1DR            | PI0DR            |          |
| PHDDR                    | PH7DDR            | PH6DDR            | PH5DDR            | PH4DDR            | PH3DDR            | PH2DDR            | PH1DDR           | PH0DDR           |          |
| PIDDR                    | PI7DDR            | PI6DDR            | PI5DDR            | PI4DDR            | PI3DDR            | PI2DDR            | PI1DDR           | PI0DDR           |          |
| PHICR                    | PH7ICR            | PH6ICR            | PH5ICR            | PH4ICR            | PH3ICR            | PH2ICR            | PH1ICR           | PH0ICR           |          |
| PIICR                    | PI7ICR            | PI6ICR            | PI5ICR            | PI4ICR            | PI3ICR            | PI2ICR            | PI1ICR           | PI0ICR           |          |
| PDPCR                    | PD7PCR            | PD6PCR            | PD5PCR            | PD4PCR            | PD3PCR            | PD2PCR            | PD1PCR           | PD0PCR           |          |
| PEPCR                    | PE7PCR            | PE6PCR            | PE6PCR            | PE4PCR            | PE3PCR            | PE2PCR            | PE1PCR           | PE0PCR           |          |
| PFPCR                    | PF7PCR            | PF6PCR            | PF5PCR            | PF4PCR            | PF3PCR            | PF2PCR            | PF1PCR           | PF0PCR           |          |
| PHPCR                    | PH7PCR            | PH6PCR            | PH5PCR            | PH4PCR            | PH3PCR            | PH2PCR            | PH1PCR           | PH0PCR           |          |
| PIPCR                    | PI7PCR            | PI6PCR            | PI5PCR            | PI4PCR            | PI3PCR            | PI2PCR            | PI1PCR           | PI0PCR           |          |

| Register<br>Abbreviation | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 | Module   |
|--------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|----------|
| P2ODR                    | P27ODR            | P26ODR            | P25ODR            | P24ODR            | P23ODR            | P22ODR            | P21ODR           | P20ODR           | I/O port |
| PFODR                    | PF7ODR            | PF6ODR            | PF5ODR            | PF4ODR            | PF3ODR            | PF2ODR            | PF1ODR           | PF0ODR           |          |
| PFCR0                    | CS7E              | CS6E              | CS5E              | CS4E              | CS3E              | CS2E              | CS1E             | CS0E             |          |
| PFCR1                    | CS7SA             | CS7SB             | CS6SA             | CS6SB             | CS5SA             | CS5SB             | —                | —                |          |
| PFCR2                    | —                 | CS2S              | BSS               | BSE               | —                 | RDWRE             | ASOE             | —                |          |
| PFCR4                    | A23E              | A22E              | A21E              | —                 | —                 | —                 | —                | —                |          |
| PFCR6                    | —                 | LHWROE            | —                 | —                 | TCLKS             | —                 | —                | —                |          |
| PFCR9                    | TPUMS5            | TPUMS4            | TPUMS3A           | TPUMS3B           | TPUMS2            | TPUMS1            | TPUMS0A          | TPUMS0B          |          |
| PFCRB                    | —                 | —                 | —                 | —                 | ITS11             | ITS10             | ITS9             | ITS8             |          |
| PFCRC                    | ITS7              | ITS6              | ITS5              | ITS4              | ITS3              | ITS2              | ITS1             | ITS0             |          |
| SSIER                    | —                 | —                 | —                 | —                 | SSI11             | SSI10             | SSI9             | SSI8             | INTC     |
|                          | SSI7              | SSI6              | SSI5              | SSI4              | SSI3              | SSI2              | SSI1             | SSI0             |          |
| IPRA                     | —                 | IPRA14            | IPRA13            | IPRA12            | —                 | IPRA10            | IPRA9            | IPRA8            |          |
|                          | —                 | IPRA6             | IPRA5             | IPRA4             | —                 | IPRA2             | IPRA1            | IPRA0            |          |
| IPRB                     | —                 | IPRB14            | IPRB13            | IPRB12            | —                 | IPRB10            | IPRB9            | IPRB8            |          |
|                          | —                 | IPRB6             | IPRB5             | IPRB4             | —                 | IPRB2             | IPRB1            | IPRB0            |          |
| IPRC                     | —                 | IPRC14            | IPRC13            | IPRC12            | —                 | IPRC10            | IPRC9            | IPRC8            |          |
|                          | —                 | IPRC6             | IPRC5             | IPRC4             | —                 | IPRC2             | IPRC1            | IPRC0            |          |
| IPRE                     | —                 | IPRE14            | IPRE13            | IPRE12            | —                 | IPRE10            | IPRE9            | IPRE8            |          |
|                          | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |          |
| IPRF                     | —                 | —                 | —                 | —                 | —                 | IPRF10            | IPRF9            | IPRF8            |          |
|                          | —                 | IPRF6             | IPRF5             | IPRF4             | —                 | IPRF2             | IPRF1            | IPRF0            |          |
| IPRG                     | —                 | IPRG14            | IPRG13            | IPRG12            | —                 | IPRG10            | IPRG9            | IPRG8            |          |
|                          | —                 | IPRG6             | IPRG5             | IPRG4             | —                 | IPRG2             | IPRG1            | IPRG0            |          |
| IPRH                     | —                 | IPRH14            | IPRH13            | IPRH12            | —                 | IPRH10            | IPRH9            | IPRH8            |          |
|                          | —                 | IPRH6             | IPRH5             | IPRH4             | —                 | IPRH2             | IPRH1            | IPRH0            |          |
| IPRK                     | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |          |
|                          | —                 | IPRK6             | IPRK5             | IPRK4             | —                 | IPRK2             | IPRK1            | IPRK0            |          |
| IPRL                     | —                 | IPRL14            | IPRL13            | IPRL12            | —                 | —                 | —                | —                |          |
|                          | —                 | IPRL6             | IPRL5             | IPRL4             | —                 | —                 | —                | —                |          |
| ISCRH                    | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |          |
|                          | —                 | IRQ11SR           | IRQ11SF           | IRQ10SR           | IRQ10SF           | IRQ9SR            | IRQ9SF           | IRQ8SR           | IRQ8SF   |
| ISCLR                    | —                 | IRQ7SR            | IRQ7SF            | IRQ6SR            | IRQ6SF            | IRQ5SR            | IRQ5SF           | IRQ4SR           | IRQ4SF   |
|                          | —                 | IRQ3SR            | IRQ3SF            | IRQ2SR            | IRQ2SF            | IRQ1SR            | IRQ1SF           | IRQ0SR           | IRQ0SF   |
| DTCVBR                   | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                | BSC      |

| Register<br>Abbreviation | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 | Module |
|--------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--------|
| ABWCR                    | ABWH7             | ABWH6             | ABWH5             | ABWH4             | ABWH3             | ABWH2             | ABWH1            | ABWH0            | BSC    |
|                          | ABWL7             | ABWL6             | ABWL5             | ABWL4             | ABWL3             | ABWL2             | ABWL1            | ABWL0            |        |
| ASTCR                    | AST7              | AST6              | AST5              | AST4              | AST3              | AST2              | AST1             | AST0             |        |
|                          | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |        |
| WTCRA                    | —                 | W72               | W71               | W70               | —                 | W62               | W61              | W60              |        |
|                          | —                 | W52               | W51               | W50               | —                 | W42               | W41              | W40              |        |
| WTCRB                    | —                 | W32               | W31               | W30               | —                 | W22               | W21              | W20              |        |
|                          | —                 | W12               | W11               | W10               | —                 | W02               | W01              | W00              |        |
| RDNCR                    | RDN7              | RDN6              | RDN5              | RDN4              | RDN3              | RDN2              | RDN1             | RDN0             |        |
|                          | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |        |
| CSACR                    | CSXH7             | CSXH6             | CSXH5             | CSXH4             | CSXH3             | CSXH2             | CSXH1            | CSXH0            |        |
|                          | CSXT7             | CSXT6             | CSXT5             | CSXT4             | CSXT3             | CSXT2             | CSXT1            | CSXT0            |        |
| IDLCR                    | —                 | IDLS2             | IDLS1             | IDLS0             | IDLCB1            | IDLCB0            | IDLCA1           | IDLCA0           |        |
|                          | —                 | IDLSEL7           | IDLSEL6           | IDLSEL5           | IDLSEL4           | IDLSEL3           | IDLSEL2          | IDLSEL1          |        |
| BCR1                     | BRLE              | BREQOE            | —                 | —                 | —                 | —                 | WDBE             | WAITE            |        |
|                          | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |        |
| BCR2                     | —                 | —                 | —                 | IBCCS             | —                 | —                 | —                | PWDBE            |        |
| ENDIANCR                 | LE7               | LE6               | LE5               | LE4               | LE3               | LE2               | —                | —                |        |
| SRAMCR                   | BCSEL7            | BCSEL6            | BCSEL5            | BCSEL4            | BCSEL3            | BCSEL2            | BCSEL1           | BCSEL0           |        |
|                          | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |        |
| BROMCR                   | BSRM0             | BSTS02            | BSTS01            | BSTS00            | —                 | —                 | BSWD01           | BSWD00           |        |
|                          | BSRM1             | BSTS12            | BSTS11            | BSTS10            | —                 | —                 | BSWD11           | BSWD10           |        |
| MPXCR                    | MPXE7             | MPXE6             | MPXE5             | MPXE4             | MPXE3             | —                 | —                | —                |        |
|                          | —                 | —                 | —                 | —                 | —                 | —                 | —                | ADDEX            |        |
| MDCR                     | —                 | —                 | —                 | —                 | —                 | MDS2              | MDS1             | MDS0             | SYSTEM |
|                          | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |        |
| SYSCR                    | —                 | —                 | MACS              | —                 | FETCHMD           | —                 | EXPE             | RAME             |        |
|                          | —                 | —                 | —                 | —                 | —                 | —                 | DTCMD            | —                |        |
| SCKCR                    | PSTOP1            | —                 | POSEL1            | —                 | —                 | ICK2              | ICK1             | ICK0             |        |
|                          | —                 | PCK2              | PCK1              | PCK0              | —                 | BCK2              | BCK1             | BCK0             |        |
| SBYCR                    | SSBY              | OPE               | —                 | STS4              | STS3              | STS2              | STS1             | STS0             |        |
| MSTPCRA                  | ACSE              | MSTPA14           | MSTPA13           | MSTPA12           | MSTPA11           | MSTPA10           | MSTPA9           | MSTPA8           |        |
|                          | MSTPA7            | MSTPA6            | MSTPA5            | MSTPA4            | MSTPA3            | MSTPA2            | MSTPA1           | MSTPA0           |        |
| MSTPCRB                  | MSTPB15           | MSTPB14           | MSTPB13           | MSTPB12           | MSTPB11           | MSTPB10           | MSTPB9           | MSTPB8           |        |
|                          | MSTPB7            | MSTPB6            | MSTPB5            | MSTPB4            | MSTPB3            | MSTPB2            | MSTPB1           | MSTPB0           |        |
| MSTPCRC                  | MSTPC15           | MSTPC14           | MSTPC13           | MSTPC12           | MSTPC11           | MSTPC10           | MSTPC9           | MSTPC8           |        |
|                          | MSTPC7            | MSTPC5            | MSTPC5            | MSTPC4            | MSTPC3            | MSTPC2            | MSTPC1           | MSTPC0           |        |
| SEMR_2                   | —                 | —                 | —                 | —                 | ABCS              | ACS2              | ACS1             | ACS0             | SCI_2  |

| Register<br>Abbreviation | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 | Module |
|--------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--------|
| SMR_4*                   | C/Ā (GM)          | CHR (BLK)         | PE (PE)           | O/Ē (O/Ē)         | STOP<br>(BCP1)    | MP<br>(BCP0)      | CKS1             | CKS0             | SCI_4  |
| BRR_4                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| SCR_4*                   | TIE               | RIE               | TE                | RE                | MPIE              | TEIE              | CKE1             | CKE0             |        |
| TDR_4                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| SSR_4*                   | TDRE              | RDRF              | ORER              | FER (ERS)         | PER               | TEND              | MPB              | MPBT             |        |
| RDR_4                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| SCMR_4                   | —                 | —                 | —                 | —                 | SDIR              | SINV              | —                | SMIF             |        |
| TCR_2                    | CMIEB             | CMIEA             | OVIE              | CCLR1             | CCLR0             | CKS2              | CKS1             | CKS0             | TMR_2  |
| TCR_3                    | CMIEB             | CMIEA             | OVIE              | CCLR1             | CCLR0             | CKS2              | CKS1             | CKS0             | TMR_3  |
| TCSR_2                   | CMFB              | CMFA              | OVF               | ADTE              | OS3               | OS2               | OS1              | OS0              | TMR_2  |
| TCSR_3                   | CMFB              | CMFA              | OVF               | —                 | OS3               | OS2               | OS1              | OS0              | TMR_3  |
| TCORA_2                  |                   |                   |                   |                   |                   |                   |                  |                  | TMR_2  |
| TCORA_3                  |                   |                   |                   |                   |                   |                   |                  |                  | TMR_3  |
| TCORB_2                  |                   |                   |                   |                   |                   |                   |                  |                  | TMR_2  |
| TCORB_3                  |                   |                   |                   |                   |                   |                   |                  |                  | TMR_3  |
| TCNT_2                   |                   |                   |                   |                   |                   |                   |                  |                  | TMR_2  |
| TCNT_3                   |                   |                   |                   |                   |                   |                   |                  |                  | TMR_3  |
| TCCR_2                   | —                 | —                 | —                 | —                 | TMRIS             | —                 | ICKS1            | ICKS0            | TMR_2  |
| TCCR_3                   | —                 | —                 | —                 | —                 | TMRIS             | —                 | ICKS1            | ICKS0            | TMR_3  |
| TCR_4                    | —                 | CCLR1             | CCLR0             | CKEG1             | CKEG0             | TPSC2             | TPSC1            | TPSC0            | TPU_4  |
| TMDR_4                   | —                 | —                 | —                 | —                 | —                 | MD2               | MD1              | MD0              |        |
| TIOR_4                   | IOB3              | IOB2              | IOB1              | IOB0              | IOA3              | IOA2              | IOA1             | IOA0             |        |
| TIER_4                   | TTGE              | —                 | TCIEU             | TCIEV             | —                 | —                 | TGIEB            | TGIEA            |        |
| TSR_4                    | TCFD              | —                 | TCFU              | TCFV              | —                 | —                 | TGFB             | TGFA             |        |
| TCNT_4                   |                   |                   |                   |                   |                   |                   |                  |                  |        |
| TGRA_4                   |                   |                   |                   |                   |                   |                   |                  |                  |        |
| TGRB_4                   |                   |                   |                   |                   |                   |                   |                  |                  |        |
| TCR_5                    | —                 | CCLR1             | CCLR0             | CKEG1             | CKEG0             | TPSC2             | TPSC1            | TPSC0            | TPU_5  |
| TMDR_5                   | —                 | —                 | —                 | —                 | —                 | MD2               | MD1              | MD0              |        |
| TIOR_5                   | IOB3              | IOB2              | IOB1              | IOB0              | IOA3              | IOA2              | IOA1             | IOA0             |        |
| TIER_5                   | TTGE              | —                 | TCIEU             | TCIEV             | —                 | —                 | TGIEB            | TGIEA            |        |
| TSR_5                    | TCFD              | —                 | TCFU              | TCFV              | —                 | —                 | TGFB             | TGFA             |        |
| TCNT_5                   |                   |                   |                   |                   |                   |                   |                  |                  |        |

| Register<br>Abbreviation | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 | Module   |
|--------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|----------|
| TGRA_5                   |                   |                   |                   |                   |                   |                   |                  |                  | TPU_5    |
| TGRB_5                   |                   |                   |                   |                   |                   |                   |                  |                  |          |
| DTCERA                   | DTCE15            | DTCE14            | DTCE13            | DTCE12            | DTCE11            | DTCE10            | DTCE9            | DTCE8            | INTC     |
|                          | DTCE7             | DTCE6             | DTCE5             | DTCE4             | DTCE3             | DTCE2             | DTCE1            | DTCE0            |          |
| DTCERB                   | DTCE15            | DTCE14            | DTCE13            | DTCE12            | DTCE11            | DTCE10            | DTCE9            | DTCE8            |          |
|                          | DTCE7             | DTCE6             | DTCE5             | DTCE4             | DTCE3             | DTCE2             | DTCE1            | DTCE0            |          |
| DTCERC                   | DTCE15            | DTCE14            | DTCE13            | DTCE12            | DTCE11            | DTCE10            | DTCE9            | DTCE8            |          |
|                          | DTCE7             | DTCE6             | DTCE5             | DTCE4             | DTCE3             | DTCE2             | DTCE1            | DTCE0            |          |
| DTCERD                   | DTCE15            | DTCE14            | DTCE13            | DTCE12            | DTCE11            | DTCE10            | DTCE9            | DTCE8            |          |
|                          | DTCE7             | DTCE6             | DTCE5             | DTCE4             | DTCE3             | DTCE2             | DTCE1            | DTCE0            |          |
| DTCERE                   | DTCE15            | DTCE14            | DTCE13            | DTCE12            | DTCE11            | DTCE10            | DTCE9            | DTCE8            |          |
|                          | DTCE7             | DTCE6             | DTCE5             | DTCE4             | DTCE3             | DTCE2             | DTCE1            | DTCE0            |          |
| DTCERF                   | DTCE15            | DTCE14            | DTCE13            | DTCE12            | DTCE11            | DTCE10            | DTCE9            | DTCE8            |          |
|                          | DTCE7             | DTCE6             | DTCE5             | DTCE4             | DTCE3             | DTCE2             | DTCE1            | DTCE0            |          |
| DTCERG                   | DTCE15            | DTCE14            | DTCE13            | DTCE12            | DTCE11            | DTCE10            | DTCE9            | DTCE8            |          |
|                          | DTCE7             | DTCE6             | DTCE5             | DTCE4             | DTCE3             | DTCE2             | DTCE1            | DTCE0            |          |
| DTCERH                   | DTCE15            | DTCE14            | DTCE13            | DTCE12            | DTCE11            | DTCE10            | DTCE9            | DTCE8            |          |
|                          | DTCE7             | DTCE6             | DTCE5             | DTCE4             | DTCE3             | DTCE2             | DTCE1            | DTCE0            |          |
| DTCCR                    | —                 | —                 | —                 | RRS               | RCHNE             | —                 | —                | ERR              |          |
| INTCR                    | —                 | —                 | INTM1             | INTM0             | NMIEG             | —                 | —                | —                |          |
| CPUPCR                   | CPUPCE            | DTCP2             | DTCP1             | DTCP0             | IPSETE            | CPUP2             | CPUP1            | CPUP0            |          |
| IER                      | —                 | —                 | —                 | —                 | IRQ11E            | IRQ10E            | IRQ9E            | IRQ8E            |          |
|                          | IRQ7E             | IRQ6E             | IRQ5E             | IRQ4E             | IRQ3E             | IRQ2E             | IRQ1E            | IRQ0E            |          |
| ISR                      | —                 | —                 | —                 | —                 | IRQ11F            | IRQ10F            | IRQ9F            | IRQ8F            |          |
|                          | IRQ7F             | IRQ6F             | IRQ5F             | IRQ4F             | IRQ3F             | IRQ2F             | IRQ1F            | IRQ0F            |          |
| PORT1                    | P17               | P16               | P15               | P14               | P13               | P12               | P11              | P10              | I/O port |
| PORT2                    | P27               | P26               | P25               | P24               | P23               | P22               | P21              | P20              |          |
| PORT3                    | P37               | P36               | P35               | P34               | P33               | P32               | P31              | P30              |          |
| PORT5                    | P57               | P56               | P55               | P54               | P53               | P52               | P51              | P50              |          |
| PORT6                    | —                 | —                 | P65               | P64               | P63               | P62               | P61              | P60              |          |
| PORTA                    | PA7               | PA6               | PA5               | PA4               | PA3               | PA2               | PA1              | PA0              |          |
| PORTB                    | —                 | —                 | —                 | —                 | PB3               | PB2               | PB1              | PB0              |          |
| PORTD                    | PD7               | PD6               | PD5               | PD4               | PD3               | PD2               | PD1              | PD0              |          |
| PORTE                    | PE7               | PE6               | PE5               | PE4               | PE3               | PE2               | PE1              | PE0              |          |
| PORTF                    | PF7               | PF6               | PF5               | PF4               | PF3               | PF2               | PF1              | PF0              |          |
| P1DR                     | P17DR             | P16DR             | P15DR             | P14DR             | P13DR             | P12DR             | P11DR            | P10DR            |          |

| Register<br>Abbreviation | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4            | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 | Module   |       |
|--------------------------|-------------------|-------------------|-------------------|------------------------------|-------------------|-------------------|------------------|------------------|----------|-------|
| P2DR                     | P27DR             | P26DR             | P25DR             | P24DR                        | P23DR             | P22DR             | P21DR            | P20DR            | I/O port |       |
| P3DR                     | P37DR             | P36DR             | P35DR             | P34DR                        | P33DR             | P32DR             | P31DR            | P30DR            |          |       |
| P6DR                     | —                 | —                 | P65DR             | P64DR                        | P63DR             | P62DR             | P61DR            | P60DR            |          |       |
| PADR                     | PA7DR             | PA6DR             | PA5DR             | PA4DR                        | PA3DR             | PA2DR             | PA1DR            | PA0DR            |          |       |
| PBDR                     | —                 | —                 | —                 | —                            | PB3DR             | PB2DR             | PB1DR            | PA0DR            |          |       |
| PDDR                     | PD7DR             | PD6DR             | PD5DR             | PD4DR                        | PD3DR             | PD2DR             | PD1DR            | PD0DR            |          |       |
| PEDR                     | PE7DR             | PE6DR             | PE5DR             | PE4DR                        | PE3DR             | PE2DR             | PE1DR            | PE0DR            |          |       |
| PFDR                     | PF7DR             | PF6DR             | PF5DR             | PF4DR                        | PF3DR             | PF2DR             | PF1DR            | PF0DR            |          |       |
| SMR_2* <sup>1</sup>      | C/ $\bar{A}$ (GM) | CHR (BLK)         | PE (PE)           | O/ $\bar{E}$ (O/ $\bar{E}$ ) | STOP<br>(BCP1)    | MP<br>(BCP0)      | CKS1             | CKS0             |          | SCI_2 |
| BRR_2                    |                   |                   |                   |                              |                   |                   |                  |                  |          |       |
| SCR_2* <sup>1</sup>      | TIE               | RIE               | TE                | RE                           | MPIE              | TEIE              | CKE1             | CKE0             |          |       |
| TDR_2                    |                   |                   |                   |                              |                   |                   |                  |                  |          |       |
| SSR_2* <sup>1</sup>      | TDRE              | RDRF              | ORER              | FER (ERS)                    | PER               | TEND              | MPB              | MPBT             |          |       |
| RDR_2                    |                   |                   |                   |                              |                   |                   |                  |                  |          |       |
| SCMR_2                   | —                 | —                 | —                 | —                            | SDIR              | SINV              | —                | SMIF             |          |       |
| DADR0                    |                   |                   |                   |                              |                   |                   |                  |                  |          |       |
| DADR1                    |                   |                   |                   |                              |                   |                   |                  |                  |          |       |
| DACR01                   | DAOE1             | DAOE0             | DAE               | —                            | —                 | —                 | —                | —                | D/A      |       |
| PCR                      | G3CMS1            | G3CMS0            | G2CMS1            | G2CMS0                       | G1CMS1            | G1CMS0            | G0CMS1           | G0CMS0           | PPG      |       |
| PMR                      | G3INV             | G2INV             | G1INV             | G0INV                        | G3NOV             | G2NOV             | G1NOV            | G0NOV            |          |       |
| NDERH                    | NDER15            | NDER14            | NDER13            | NDER12                       | NDER11            | NDER10            | NDER9            | NDER8            |          |       |
| NDERL                    | NDER7             | NDER6             | NDER5             | NDER4                        | NDER3             | NDER2             | NDER1            | NDER0            |          |       |
| PODRH                    | POD15             | POD14             | POD13             | POD12                        | POD11             | POD10             | POD9             | POD8             |          |       |
| PODRL                    | POD7              | POD6              | POD5              | POD4                         | POD3              | POD2              | POD1             | POD0             |          |       |
| NDRH* <sup>2</sup>       | NDR15             | NDR14             | NDR13             | NDR12                        | NDR11             | NDR10             | NDR9             | NDR8             |          |       |
| NDRL* <sup>2</sup>       | NDR7              | NDR6              | NDR5              | NDR4                         | NDR3              | NDR2              | NDR1             | NDR0             |          |       |
| NDRH* <sup>2</sup>       | —                 | —                 | —                 | —                            | NDR11             | NDR10             | NDR9             | NDR8             |          |       |
| NDRL* <sup>2</sup>       | —                 | —                 | —                 | —                            | NDR3              | NDR2              | NDR1             | NDR0             |          |       |
| SMR_0* <sup>1</sup>      | C/ $\bar{A}$ (GM) | CHR (BLK)         | PE (PE)           | O/ $\bar{E}$ (O/ $\bar{E}$ ) | STOP<br>(BCP1)    | MP<br>(BCP0)      | CKS1             | CKS0             |          | SCI_0 |
| BRR_0                    |                   |                   |                   |                              |                   |                   |                  |                  |          |       |
| SCR_0* <sup>1</sup>      | TIE               | RIE               | TE                | RE                           | MPIE              | TEIE              | CKE1             | CKE0             |          |       |
| TDR_0                    |                   |                   |                   |                              |                   |                   |                  |                  |          |       |
| SSR_0* <sup>1</sup>      | TDRE              | RDRF              | ORER              | FER (ERS)                    | PER               | TEND              | MPB              | MPBT             |          |       |
| RDR_0                    |                   |                   |                   |                              |                   |                   |                  |                  |          |       |
| SCMR_0                   | —                 | —                 | —                 | —                            | SDIR              | SINV              | —                | SMIF             |          |       |
| SMR_1* <sup>1</sup>      | C/ $\bar{A}$ (GM) | CHR (BLK)         | PE (PE)           | O/ $\bar{E}$ (O/ $\bar{E}$ ) | STOP<br>(BCP1)    | MP<br>(BCP0)      | CKS1             | CKS0             | SCI_1    |       |

| Register<br>Abbreviation | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 | Module |
|--------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--------|
| BRR_1                    |                   |                   |                   |                   |                   |                   |                  |                  | SCI_1  |
| SCR_1* <sup>1</sup>      | TIE               | RIE               | TE                | RE                | MPIE              | TEIE              | CKE1             | CKE0             |        |
| TDR_1                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| SSR_1* <sup>1</sup>      | TDRE              | RDRF              | ORER              | FER (ERS)         | PER               | TEND              | MPB              | MPBT             |        |
| RDR_1                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| SCMR_1                   | —                 | —                 | —                 | —                 | SDIR              | SINV              | —                | SMIF             |        |
| ADDRA                    |                   |                   |                   |                   |                   |                   |                  |                  | A/D    |
| ADDRB                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| ADDRC                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| ADDRD                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| ADDRE                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| ADDRF                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| ADDRG                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| ADDRH                    |                   |                   |                   |                   |                   |                   |                  |                  |        |
| ADCSR                    | ADF               | ADIE              | ADST              | —                 | CH3               | CH2               | CH1              | CH0              |        |
| ADCR                     | TRGS1             | TRGS0             | SCANE             | SCANS             | CKS1              | CKS0              | —                | —                |        |
| TCSR                     | OVF               | WT/IT             | TME               | —                 | —                 | CKS2              | CKS1             | CKS0             | WDT    |
| TCNT                     |                   |                   |                   |                   |                   |                   |                  |                  |        |
| RSTCSR                   | WOVF              | RSTE              | —                 | —                 | —                 | —                 | —                | —                |        |
| TCR_0                    | CMIEB             | CMIEA             | OVIE              | CCLR1             | CCLR0             | CKS2              | CKS1             | CKS0             | TMR_0  |
| TCR_1                    | CMIEB             | CMIEA             | OVIE              | CCLR1             | CCLR0             | CKS2              | CKS1             | CKS0             | TMR_1  |
| TCSR_0                   | CMFB              | CMFA              | OVF               | ADTE              | OS3               | OS2               | OS1              | OS0              | TMR_0  |
| TCSR_1                   | CMFB              | CMFA              | OVF               | —                 | OS3               | OS2               | OS1              | OS0              | TMR_1  |
| TCORA_0                  |                   |                   |                   |                   |                   |                   |                  |                  | TMR_0  |
| TCORA_1                  |                   |                   |                   |                   |                   |                   |                  |                  | TMR_1  |
| TCORB_0                  |                   |                   |                   |                   |                   |                   |                  |                  | TMR_0  |
| TCORB_1                  |                   |                   |                   |                   |                   |                   |                  |                  | TMR_1  |
| TCNT_0                   |                   |                   |                   |                   |                   |                   |                  |                  | TMR_0  |
| TCNT_1                   |                   |                   |                   |                   |                   |                   |                  |                  | TMR_1  |
| TCCR_0                   | —                 | —                 | —                 | —                 | TMRIS             | —                 | ICKS1            | ICKS0            | TMR_0  |
| TCCR_1                   | —                 | —                 | —                 | —                 | TMRIS             | —                 | ICKS1            | ICKS0            | TMR_1  |

| Register<br>Abbreviation | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 | Module |
|--------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--------|
| TSTR                     | —                 | —                 | CST5              | CST4              | CST3              | CST2              | CST1             | CST0             | TPU    |
| TSYR                     | —                 | —                 | SYNC5             | SYNC4             | SYNC3             | SYNC2             | SYNC1            | SYNC0            |        |
| TCR_0                    | CCLR2             | CCLR1             | CCLR0             | CKEG1             | CKEG0             | TPSC2             | TPSC1            | TPSC0            | TPU_0  |
| TMDR_0                   | —                 | —                 | BFB               | BFA               | —                 | MD2               | MD1              | MD0              |        |
| TIORH_0                  | IOB3              | IOB2              | IOB1              | IOB0              | IOA3              | IOA2              | IOA1             | IOA0             |        |
| TIORL_0                  | IOD3              | IOD2              | IOD1              | IOD0              | IOC3              | IOC2              | IOC1             | IOC0             |        |
| TIER_0                   | TTGE              | —                 | TCIEU             | TCIEV             | TGIED             | TGIEC             | TGIEB            | TGIEA            |        |
| TSR_0                    | TCFD              | —                 | —                 | TCFV              | TGFD              | TGFC              | TGFB             | TGFA             |        |
| TCNT_0                   | _____             |                   |                   |                   |                   |                   |                  |                  |        |
| TGRA_0                   | _____             |                   |                   |                   |                   |                   |                  |                  |        |
| TGRB_0                   | _____             |                   |                   |                   |                   |                   |                  |                  |        |
| TGRC_0                   | _____             |                   |                   |                   |                   |                   |                  |                  |        |
| TGRD_0                   | _____             |                   |                   |                   |                   |                   |                  |                  |        |
| TCR_1                    | —                 | CCLR1             | CCLR0             | CKEG1             | CKEG0             | TPSC2             | TPSC1            | TPSC0            | TPU_1  |
| TMDR_1                   | —                 | —                 | —                 | —                 | MD3               | MD2               | MD1              | MD0              |        |
| TIOR_1                   | IOB3              | IOB2              | IOB1              | IOB0              | IOA3              | IOA2              | IOA1             | IOA0             |        |
| TIER_1                   | TTGE              | —                 | TCIEU             | TCIEV             | —                 | —                 | TGIEB            | TGIEA            |        |
| TSR_1                    | TCFD              | —                 | TCFU              | TGFV              | TGFD              | —                 | TGFB             | TGFA             |        |
| TCNT_1                   | _____             |                   |                   |                   |                   |                   |                  |                  |        |
| TGRA_1                   | _____             |                   |                   |                   |                   |                   |                  |                  |        |
| TGRB_1                   | _____             |                   |                   |                   |                   |                   |                  |                  |        |
| TCR_2                    | —                 | CCLR1             | CCLR0             | CKEG1             | CKEG0             | TPSC2             | TPSC1            | TPSC0            | TPU_2  |
| TMDR_2                   | —                 | —                 | —                 | —                 | —                 | MD2               | MD1              | MD0              |        |
| TIOR_2                   | IOB3              | IOB2              | IOB1              | IOB0              | IOA3              | IOA2              | IOA1             | IOA0             |        |
| TIER_2                   | TTGE              | —                 | TCIEU             | TCIEV             | —                 | —                 | TGIEB            | TGIEA            |        |
| TSR_2                    | TCFD              | —                 | TCFU              | TCFV              | —                 | —                 | TGFB             | TGFA             |        |
| TCNT_2                   | _____             |                   |                   |                   |                   |                   |                  |                  |        |
| TGRA_2                   | _____             |                   |                   |                   |                   |                   |                  |                  |        |

| Register<br>Abbreviation | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 | Module |
|--------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--------|
| TGRB_2                   |                   |                   |                   |                   |                   |                   |                  |                  | TPU_2  |
| TCR_3                    | CCLR2             | CCLR1             | CCLR0             | CKEG1             | CKEG0             | TPSC2             | TPSC1            | TPSC0            | TPU_3  |
| TMDR_3                   | —                 | —                 | BFB               | BFA               | —                 | MD2               | MD1              | MD0              |        |
| TIORH_3                  | IOB3              | IOB2              | IOB1              | IOB0              | IOA3              | IOA2              | IOA1             | IOA0             |        |
| TIORL_3                  | IOD3              | IOD2              | IOD1              | IOD0              | IOC3              | IOC2              | IOC1             | IOC0             |        |
| TIER_3                   | TTGE              | —                 | TCIEU             | TCIEV             | TGIED             | TGIEC             | TGIEB            | TGIEA            |        |
| TSR_3                    | TCFD              | —                 | —                 | TCFV              | TGFD              | TGFC              | TGFB             | TGFA             |        |
| TCNT_3                   |                   |                   |                   |                   |                   |                   |                  |                  |        |
| TGRA_3                   |                   |                   |                   |                   |                   |                   |                  |                  |        |
| TGRB_3                   |                   |                   |                   |                   |                   |                   |                  |                  |        |
| TGRC_3                   |                   |                   |                   |                   |                   |                   |                  |                  |        |
| TGRD_3                   |                   |                   |                   |                   |                   |                   |                  |                  |        |

- Notes:
- Parts of the bit functions differ in normal mode and the smart card interface.
  - When the same output trigger is specified for pulse output groups 2 and 3 by the PCR setting, the NDRH address is H'FFF7C. When different output triggers are specified, the NDRH addresses for pulse output groups 2 and 3 are H'FFF7E and H'FFF7C, respectively. Similarly, when the same output trigger is specified for pulse output groups 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When different output triggers are specified, the NDRL addresses for pulse output groups 0 and 1 are H'FFF7F and H'FFF7D, respectively.

## 19.3 Register States in Each Operating Mode

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module   |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|----------|
| P1DDR                 | Initialized | —     | —           | —                     | —                | Initialized      | I/O port |
| P2DDR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| P3DDR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| P6DDR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PADDR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PBDDR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PDDDR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PEDDR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFDDR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| P1ICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| P2ICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| P3ICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| P5ICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| P6ICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PAICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PBICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PDICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PEICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PORTH                 | —           | —     | —           | —                     | —                | —                |          |
| PORTI                 | —           | —     | —           | —                     | —                | —                |          |
| PHDR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PIDR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PHDDR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PIDDR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PHICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PIICR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PDPCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PEPCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFPCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PHPCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PIPCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module   |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|----------|
| P2ODR                 | Initialized | —     | —           | —                     | —                | Initialized      | I/O port |
| PFODR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFCR0                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFCR1                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFCR2                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFCR4                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFCR6                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFCR9                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFCRB                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFCRC                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| SSIER                 | Initialized | —     | —           | —                     | —                | Initialized      | INTC     |
| IPRA                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| IPRB                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| IPRC                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| IPRE                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| IPRF                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| IPRG                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| IPRH                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| IPRK                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| IPRL                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| ISCRH                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| ISURL                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| DTCVBR                | Initialized | —     | —           | —                     | —                | Initialized      | BSC      |
| ABWCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| ASTCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| WTCRA                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| WTCRB                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| RDNCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| CSACR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| IDLCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| BCR1                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| BCR2                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| ENDIANCR              | Initialized | —     | —           | —                     | —                | Initialized      |          |

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|--------|
| SRAMCR                | Initialized | —     | —           | —                     | —                | Initialized      | BSC    |
| BROMCR                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| MPXCR                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| MDCR                  | Initialized | —     | —           | —                     | —                | Initialized      | SYSTEM |
| SYSCR                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| SCKCR                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| SBYCR                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| MSTPCRA               | Initialized | —     | —           | —                     | —                | Initialized      |        |
| MSTPCRB               | Initialized | —     | —           | —                     | —                | Initialized      |        |
| MSTPCRC               | Initialized | —     | —           | —                     | —                | Initialized      |        |
| SEMR_2                | Initialized | —     | —           | —                     | —                | Initialized      | SCI_2  |
| SMR_4                 | Initialized | —     | —           | —                     | —                | Initialized      | SCI_4  |
| BRR_4                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| SCR_4                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TDR_4                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |        |
| SSR_4                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |        |
| RDR_4                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |        |
| SCMR_4                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TCR_2                 | Initialized | —     | —           | —                     | —                | Initialized      | TMR_2  |
| TCR_3                 | Initialized | —     | —           | —                     | —                | Initialized      | TMR_3  |
| TCSR_2                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_2  |
| TCSR_3                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_3  |
| TCORA_2               | Initialized | —     | —           | —                     | —                | Initialized      | TMR_2  |
| TCORA_3               | Initialized | —     | —           | —                     | —                | Initialized      | TMR_3  |
| TCORB_2               | Initialized | —     | —           | —                     | —                | Initialized      | TMR_2  |
| TCORB_3               | Initialized | —     | —           | —                     | —                | Initialized      | TMR_3  |
| TCNT_2                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_2  |
| TCNT_3                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_3  |
| TCCR_2                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_2  |
| TCCR_3                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_3  |
| TCR_4                 | Initialized | —     | —           | —                     | —                | Initialized      | TPU_4  |
| TMDR_4                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIOR_4                | Initialized | —     | —           | —                     | —                | Initialized      |        |

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module   |       |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|----------|-------|
| TIER_4                | Initialized | —     | —           | —                     | —                | Initialized      | TPU_4    |       |
| TSR_4                 | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| TCNT_4                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| TGRA_4                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| TGRB_4                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| TCR_5                 | Initialized | —     | —           | —                     | —                | Initialized      |          | TPU_5 |
| TMDR_5                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| TIOR_5                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| TIER_5                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| TSR_5                 | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| TCNT_5                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| TGRA_5                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| TGRB_5                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| DTCERA                | Initialized | —     | —           | —                     | —                | Initialized      | INTC     |       |
| DTCERB                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| DTCERC                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| DTCERD                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| DTCERE                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| DTCERF                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| DTCERG                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| DTCERH                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| DTCCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| INTCR                 | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| CPUPCR                | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| IER                   | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| ISR                   | Initialized | —     | —           | —                     | —                | Initialized      |          |       |
| PORT1                 | —           | —     | —           | —                     | —                | —                | I/O port |       |
| PORT2                 | —           | —     | —           | —                     | —                | —                |          |       |
| PORT3                 | —           | —     | —           | —                     | —                | —                |          |       |
| PORT4                 | —           | —     | —           | —                     | —                | —                |          |       |
| PORT5                 | —           | —     | —           | —                     | —                | —                |          |       |
| PORT6                 | —           | —     | —           | —                     | —                | —                |          |       |
| PORTA                 | —           | —     | —           | —                     | —                | —                |          |       |

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module   |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|----------|
| PORTB                 | —           | —     | —           | —                     | —                | —                | I/O port |
| PORTD                 | —           | —     | —           | —                     | —                | —                |          |
| PORTE                 | —           | —     | —           | —                     | —                | —                |          |
| PORTF                 | —           | —     | —           | —                     | —                | —                |          |
| P1DR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| P2DR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| P3DR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| P6DR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PADR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PBDR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PDDR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PEDR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PFDR                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| SMR_2                 | Initialized | —     | —           | —                     | —                | Initialized      | SCI_2    |
| BRR_2                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| SCR_2                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| TDR_2                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |          |
| SSR_2                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |          |
| RDR_2                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |          |
| SCMR_2                | Initialized | —     | —           | —                     | —                | Initialized      |          |
| DADR0                 | Initialized | —     | —           | —                     | —                | Initialized      | D/A      |
| DADR1                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| DACR01                | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PCR                   | Initialized | —     | —           | —                     | —                | Initialized      | PPG      |
| PMR                   | Initialized | —     | —           | —                     | —                | Initialized      |          |
| NDERH                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| NDERL                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PODRH                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| PODRL                 | Initialized | —     | —           | —                     | —                | Initialized      |          |
| NDRH                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| NDRL                  | Initialized | —     | —           | —                     | —                | Initialized      |          |
| SMR_0                 | Initialized | —     | —           | —                     | —                | Initialized      | SCI_0    |
| BRR_0                 | Initialized | —     | —           | —                     | —                | Initialized      |          |

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|--------|
| SCR_0                 | Initialized | —     | —           | —                     | —                | Initialized      | SCI_0  |
| TDR_0                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |        |
| SSR_0                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      | SCI_1  |
| RDR_0                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |        |
| SCMR_0                | Initialized | —     | —           | —                     | —                | Initialized      | SCI_1  |
| SMR_1                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| BRR_1                 | Initialized | —     | —           | —                     | —                | Initialized      | SCI_1  |
| SCR_1                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TDR_1                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      | SCI_1  |
| SSR_1                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |        |
| RDR_1                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      | SCI_1  |
| SCMR_1                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| ADDRA                 | Initialized | —     | —           | —                     | —                | Initialized      | A/D    |
| ADDRB                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| ADDRC                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| ADDRD                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| ADDRE                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| ADDRF                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| ADDRG                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| ADDRH                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| ADCSR                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| ADCR                  | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TCSR                  | Initialized | —     | —           | —                     | —                | Initialized      | WDT    |
| TCNT                  | Initialized | —     | —           | —                     | —                | Initialized      |        |
| RSTCSR                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_0  |
| TCR_0                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TCR_1                 | Initialized | —     | —           | —                     | —                | Initialized      | TMR_1  |
| TCSR_0                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_0  |
| TCSR_1                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_1  |
| TCORA_0               | Initialized | —     | —           | —                     | —                | Initialized      | TMR_0  |
| TCORA_1               | Initialized | —     | —           | —                     | —                | Initialized      | TMR_1  |
| TCORB_0               | Initialized | —     | —           | —                     | —                | Initialized      | TMR_0  |
| TCORB_1               | Initialized | —     | —           | —                     | —                | Initialized      | TMR_1  |

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|--------|
| TCNT_0                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_0  |
| TCNT_1                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_1  |
| TCCR_0                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_0  |
| TCCR_1                | Initialized | —     | —           | —                     | —                | Initialized      | TMR_1  |
| TSTR                  | Initialized | —     | —           | —                     | —                | Initialized      | TPU    |
| TSYR                  | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TCR_0                 | Initialized | —     | —           | —                     | —                | Initialized      | TPU_0  |
| TMDR_0                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIORH_0               | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIORL_0               | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIER_0                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TSR_0                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TCNT_0                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRA_0                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRB_0                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRC_0                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRD_0                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TCR_1                 | Initialized | —     | —           | —                     | —                | Initialized      | TPU_1  |
| TMDR_1                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIOR_1                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIER_1                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TSR_1                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TCNT_1                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRA_1                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRB_1                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TCR_2                 | Initialized | —     | —           | —                     | —                | Initialized      | TPU_2  |
| TMDR_2                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIOR_2                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIER_2                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TSR_2                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TCNT_2                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRA_2                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRB_2                | Initialized | —     | —           | —                     | —                | Initialized      |        |

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|--------|
| TCR_3                 | Initialized | —     | —           | —                     | —                | Initialized      | TPU_3  |
| TMDR_3                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIORH_3               | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIORL_3               | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TIER_3                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TSR_3                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TCNT_3                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRA_3                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRB_3                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRC_3                | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TGRD_3                | Initialized | —     | —           | —                     | —                | Initialized      |        |

## Section 20 Electrical Characteristics

### 20.1 Absolute Maximum Ratings

**Table 20.1 Absolute Maximum Ratings**

| Item                           | Symbol    | Value   | Unit |
|--------------------------------|-----------|---|------|
| Power supply voltage           | $V_{CC}$  | -0.3 to +4.6  | V    |
| Input voltage (except port 5)  | $V_{in}$  | -0.3 to $V_{CC} + 0.3$  | V    |
| Input voltage (port 5)         | $V_{in}$  | -0.3 to $AV_{CC} + 0.3$   | V    |
| Reference power supply voltage | $V_{ref}$ | -0.3 to $AV_{CC} + 0.3$   | V    |
| Analog power supply voltage    | $AV_{CC}$ | -0.3 to +4.6  | V    |
| Analog input voltage           | $V_{AN}$  | -0.3 to $AV_{CC} + 0.3$   | V    |
| Operating temperature          | $T_{opr}$ | Regular specifications:<br>-20 to +75<br>Wide-range specifications:<br>-40 to +85 | °C   |
| Storage temperature            | $T_{stg}$ | -55 to +125   | °C   |

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

## 20.2 DC Characteristics

**Table 20.2 DC Characteristics (1)**

Conditions:  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $AV_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{ref} = 3.0\text{ V to }AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0\text{ V}^{*1}$ ,  
 $T_a = -20^\circ\text{C to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (wide-range specifications)

|   | Item                          | Symbol        | Min.                  | Typ. | Max.                 | Unit          | Test Conditions                                 |
|---|-------------------------------|---------------|-----------------------|------|----------------------|---------------|---|
| Schmitt trigger input voltage                         | $\overline{IRQ}$ input pin,   | $VT^-$        | $V_{CC} \times 0.2$   | —    | —                    | V             |   |
|   | TPU input pin,                | $VT^+$        | —                     | —    | $V_{CC} \times 0.7$  | V             |   |
|   | TMR input pin, port 2, port 3 | $VT^+ - VT^-$ | $V_{CC} \times 0.06$  | —    | —                    | V             |   |
|   | Port 5 <sup>*2</sup>          | $VT^-$        | $AV_{CC} \times 0.2$  | —    | —                    | V             |   |
|   |                               | $VT^+$        | —                     | —    | $AV_{CC} \times 0.7$ | V             |   |
|   |                               | $VT^+ - VT^-$ | $AV_{CC} \times 0.06$ | —    | —                    | V             |   |
| Input high voltage (except Schmitt trigger input pin) | MD, RES, STBY, EMLE, NMI      | $V_{IH}$      | $V_{CC} \times 0.9$   | —    | $V_{CC} + 0.3$       | V             |   |
|   | EXTAL                         |               | $V_{CC} \times 0.7$   | —    | $V_{CC} + 0.3$       | V             |   |
|   | Other input pins              |               | $V_{CC} \times 0.7$   | —    | $V_{CC} + 0.3$       | V             |   |
|   | Port 5                        |               | $AV_{CC} \times 0.7$  | —    | $AV_{CC} + 0.3$      | V             |   |
| Input low voltage (except Schmitt trigger input pin)  | MD, RES, STBY, EMLE           | $V_{IL}$      | -0.3                  | —    | $V_{CC} \times 0.1$  | V             |   |
|   | EXTAL, NMI                    |               | -0.3                  | —    | $V_{CC} \times 0.2$  | V             |   |
|   | Other pins                    |               | -0.3                  | —    | $V_{CC} \times 0.2$  | V             |   |
| Output high voltage                                   | All output pins               | $V_{OH}$      | $V_{CC} - 0.5$        | —    | —                    | V             | $I_{OH} = -200\ \mu\text{A}$                    |
|   |                               |               | $V_{CC} - 1.0$        | —    | —                    | V             | $I_{OH} = -1\ \text{mA}$                        |
| Output low voltage                                    | All output pins               | $V_{OL}$      | —                     | —    | 0.4                  | V             | $I_{OL} = 1.6\ \text{mA}$                       |
|   | Port 3                        |               | —                     | —    | 1.0                  | V             | $I_{OL} = 10\ \text{mA}$                        |
| Input leakage current                                 | RES                           | $ I_{in} $    | —                     | —    | 10.0                 | $\mu\text{A}$ | $V_{in} = 0.5\text{ to }V_{CC} - 0.5\text{ V}$  |
|   | MD, STBY, EMLE, NMI           |               | —                     | —    | 1.0                  | $\mu\text{A}$ |   |
|   | Port 5                        |               | —                     | —    | 1.0                  | $\mu\text{A}$ | $V_{in} = 0.5\text{ to }AV_{CC} - 0.5\text{ V}$ |

**Table 20.2 DC Characteristics (2)**

Conditions:  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $AV_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{ref} = 3.0\text{ V to }AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0\text{ V}^{*1}$ ,  
 $T_a = -20^\circ\text{C to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (wide-range specifications)

|   | Item                                     | Symbol        | Min. | Typ.        | Max. | Unit          | Test Conditions   |                             |
|---|--|---------------|------|-------------|------|---------------|---|-----------------------------|
| Three-state leakage current (off state) | Ports 1 to 3, 6, A, B, D to F, H, I      | $ I_{TSI} $   | —    | —           | 1.0  | $\mu\text{A}$ | $V_{in} = 0.5\text{ to }V_{CC} - 0.5\text{ V}$                          |                             |
| Input pull-up MOS current               | Ports D to F, H, I                       | $-I_p$        | 10   | —           | 300  | $\mu\text{A}$ | $V_{CC} = 3.0\text{ to }3.6\text{ V}$<br>$V_{in} = 0\text{ V}$          |                             |
| Input capacitance                       | All input pins                           | $C_{in}$      | —    | —           | 15   | pF            | $V_{in} = 0\text{ V}$<br>$f = 1\text{ MHz}$<br>$T_a = 25^\circ\text{C}$ |                             |
| Current consumption <sup>*3</sup>       | Normal operation                         | $I_{CC}^{*5}$ | —    | 30 (3.3 V)  | 45   | mA            | $f = 35\text{ MHz}$   |                             |
|   | Sleep mode                               |               | —    | 25 (3.3 V)  | 37   |               |   |                             |
|   | Standby mode <sup>*4</sup>               |               |      | —           | 0.1  | 0.5           |   | $T_a \leq 50^\circ\text{C}$ |
|   |  |               |      | —           | —    | 3.0           |   | $50^\circ\text{C} < T_a$    |
|   | All-module-clock-stop mode <sup>*6</sup> |               | —    | 15          | 25   |               |   |                             |
| Analog power supply current             | During A/D and D/A conversion            | $AI_{CC}$     | —    | 1.0 (3.0 V) | 2.0  | mA            |   |                             |
|   | Standby for A/D and D/A conversion       |               | —    | 0.1         | 20   | $\mu\text{A}$ |   |                             |
| Reference power supply current          | During A/D and D/A conversion            | $AI_{CC}$     | —    | 1.5 (3.0 V) | 3.0  | mA            |   |                             |
|   | Standby for A/D and D/A conversion       |               | —    | 0.4         | 5.0  | $\mu\text{A}$ |   |                             |
| RAM standby voltage                     |  | $V_{RAM}$     | 2.5  | —           | —    | V             |   |                             |
| Vcc start voltage <sup>*7</sup>         |  | $V_{CCSTART}$ | —    | —           | 0.8  | V             |   |                             |
| Vcc rising gradient <sup>*7</sup>       |  | $SV_{CC}$     | —    | —           | 20   | ms/V          |   |                             |

- Notes: 1. When the A/D and D/A converters are not used, the  $AV_{CC}$ ,  $V_{ref}$ , and  $AV_{SS}$  pins should not be open. Connect the  $AV_{CC}$  and  $V_{ref}$  pins to  $V_{CC}$ , and the  $AV_{SS}$  pin to  $V_{SS}$ .
2. The case where port 5 is used as  $\overline{IRQ0}$  to  $\overline{IRQ7}$ .
3. Current consumption values are for  $V_{IH\text{min}} = V_{CC} - 0.5\text{ V}$  and  $V_{IL\text{max}} = 0.5\text{ V}$  with all output pins unloaded and all input pull-up MOSs in the off state.

4. The values are for  $V_{RAM} \leq V_{CC} < 3.0 \text{ V}$ ,  $V_{IH\min} = V_{CC} \times 0.9$ , and  $V_{IL\max} = 0.3 \text{ V}$ .
5.  $I_{CC}$  depends on  $V_{CC}$  and  $f$  as follows:  
 $I_{CC\max} = 3.0 \text{ (mA)} + 0.34 \text{ (mA/(MHz} \times \text{V))} \times V_{CC} \times f$  (normal operation)  
 $I_{CC\max} = 3.0 \text{ (mA)} + 0.27 \text{ (mA/(MHz} \times \text{V))} \times V_{CC} \times f$  (sleep mode)
6. The values are for reference.
7. This can be applied when the  $\overline{\text{RES}}$  pin is held low at power-on.

### Table 20.3 Permissible Output Currents

Conditions:  $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $AV_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ ,  $V_{ref} = 3.0 \text{ V to } AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0 \text{ V}^*$ ,  
 $T_a = -20^\circ\text{C to } +75^\circ\text{C}$  (regular specifications),  
 $T_a = -40^\circ\text{C to } +85^\circ\text{C}$  (wide-range specifications)

| Item                                      |                           | Symbol           | Min. | Typ. | Max. | Unit |
|---|---------------------------|------------------|------|------|------|------|
| Permissible output low current (per pin)  | Output pins except port 3 | $I_{OL}$         | —    | —    | 2.0  | mA   |
| Permissible output low current (per pin)  | Port 3                    | $I_{OL}$         | —    | —    | 10   | mA   |
| Permissible output low current (total)    | Total of all output pins  | $\Sigma I_{OL}$  | —    | —    | 80   | mA   |
| Permissible output high current (per pin) | All output pins           | $-I_{OH}$        | —    | —    | 2.0  | mA   |
| Permissible output high current (total)   | Total of all output pins  | $\Sigma -I_{OH}$ | —    | —    | 40   | mA   |

Caution: To protect the LSI's reliability, do not exceed the output current values in table 20.3.

Note: \* When the A/D and D/A converters are not used, the  $AV_{CC}$ ,  $V_{ref}$ , and  $AV_{SS}$  pins should not be open. Connect the  $AV_{CC}$  and  $V_{ref}$  pins to  $V_{CC}$ , and the  $AV_{SS}$  pin to  $V_{SS}$ .

## 20.3 AC Characteristics





Figure 20.1 Output Load Circuit

## 20.3.1 Clock Timing


**Table 20.4 Clock Timing**

Conditions:  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $AV_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{ref} = 3.0\text{ V to }AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $I\phi = 8\text{ MHz to }35\text{ MHz}$ ,  $B\phi = 8\text{ MHz to }35\text{ MHz}$ ,  
 $P\phi = 8\text{ MHz to }35\text{ MHz}$ ,  
 $T_a = -20^\circ\text{C to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (wide-range specifications)


| Item  | Symbol     | Min. | Max. | Unit. | Test Conditions |
|---|------------|------|------|-------|-----------------|
| Clock cycle time  | $t_{cyc}$  | 28.0 | 125  | ns    | Figure 20.2     |
| Clock high pulse width  | $t_{CH}$   | 5    | —    | ns    |                 |
| Clock low pulse width   | $t_{CL}$   | 5    | —    | ns    |                 |
| Clock rising time   | $t_{Cr}$   | —    | 5    | ns    |                 |
| Clock falling time  | $t_{Cf}$   | —    | 5    | ns    |                 |
| Oscillation settling time after reset (crystal)                         | $t_{OSC1}$ | 10   | —    | ms    | Figure 20.4     |
| Oscillation settling time after leaving software standby mode (crystal) | $t_{OSC2}$ | 10   | —    | ms    | Figure 20.3     |
| External clock output delay settling time                               | $t_{DEXT}$ | 1    | —    | ms    | Figure 20.4     |
| External clock input low pulse width                                    | $T_{EXL}$  | 27.7 | —    | ns    | Figure 20.5     |
| External clock input high pulse width                                   | $T_{EXH}$  | 27.7 | —    | ns    |                 |
| External clock rising time  | $T_{EXr}$  | —    | 5    | ns    |                 |
| External clock falling time   | $T_{EXf}$  | —    | 5    | ns    |                 |




**Figure 20.2 External Bus Clock Timing**



**Figure 20.3 Oscillation Settling Timing after Software Standby Mode**



**Figure 20.4 Oscillation Settling Timing**




**Figure 20.5 External Input Clock Timing**

## 20.3.2 Control Signal Timing


**Table 20.5 Control Signal Timing**

Conditions:  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $AV_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{ref} = 3.0\text{ V to }AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $I\phi = 8\text{ MHz to }35\text{ MHz}$ ,  
 $T_a = -20^\circ\text{C to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (wide-range specifications)

| Item  | Symbol            | Min. | Max. | Unit             | Test Conditions |
|---|-------------------|------|------|------------------|-----------------|
| $\overline{\text{RES}}$ setup time  | $t_{\text{RESS}}$ | 200  | —    | ns               | Figure 20.6     |
| $\overline{\text{RES}}$ pulse width                                       | $t_{\text{RESW}}$ | 20   | —    | $t_{\text{cyc}}$ |                 |
| NMI setup time  | $t_{\text{NMIS}}$ | 150  | —    | ns               | Figure 20.7     |
| NMI hold time   | $t_{\text{NMIH}}$ | 10   | —    | ns               |                 |
| NMI pulse width (after leaving software standby mode)                     | $t_{\text{NMIW}}$ | 200  | —    | ns               |                 |
| $\overline{\text{IRQ}}$ setup time  | $t_{\text{IRQS}}$ | 150  | —    | ns               |                 |
| $\overline{\text{IRQ}}$ hold time   | $t_{\text{IRQH}}$ | 10   | —    | ns               |                 |
| $\overline{\text{IRQ}}$ pulse width (after leaving software standby mode) | $t_{\text{IRQW}}$ | 200  | —    | ns               |                 |



**Figure 20.6 Reset Input Timing**



Note: \* SSIERS must be set to cancel software standby mode.

**Figure 20.7 Interrupt Input Timing**

### 20.3.3 Bus Timing

**Table 20.6 Bus Timing (1)**

Conditions:  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $AV_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{ref} = 3.0\text{ V to }AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $B\phi = 8\text{ MHz to }35\text{ MHz}$ ,  
 $T_a = -20^\circ\text{C to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (wide-range specifications)


| Item                         | Symbol     | Min.                     | Max. | Unit | Test Conditions       |
|------------------------------|------------|--------------------------|------|------|-----------------------|
| Address delay time           | $t_{AD}$   | —                        | 15   | ns   | Figures 20.8 to 20.20 |
| Address setup time 1         | $t_{AS1}$  | $0.5 \times t_{cyc} - 8$ | —    | ns   |                       |
| Address setup time 2         | $t_{AS2}$  | $1.0 \times t_{cyc} - 8$ | —    | ns   |                       |
| Address setup time 3         | $t_{AS3}$  | $1.5 \times t_{cyc} - 8$ | —    | ns   |                       |
| Address setup time 4         | $t_{AS4}$  | $2.0 \times t_{cyc} - 8$ | —    | ns   |                       |
| Address hold time 1          | $t_{AH1}$  | $0.5 \times t_{cyc} - 8$ | —    | ns   |                       |
| Address hold time 2          | $t_{AH2}$  | $1.0 \times t_{cyc} - 8$ | —    | ns   |                       |
| Address hold time 3          | $t_{AH3}$  | $1.5 \times t_{cyc} - 8$ | —    | ns   |                       |
| $\overline{CS}$ delay time 1 | $t_{CSD1}$ | —                        | 15   | ns   |                       |
| $\overline{AS}$ delay time   | $t_{ASD}$  | —                        | 15   | ns   |                       |
| $\overline{RD}$ delay time 1 | $t_{RSD1}$ | —                        | 15   | ns   |                       |
| $\overline{RD}$ delay time 2 | $t_{RSD2}$ | —                        | 15   | ns   |                       |

| Item                                   | Symbol     | Min. | Max.                      | Unit | Test Conditions       |
|--|------------|------|---------------------------|------|-----------------------|
| Read data setup time 1                 | $t_{RDS1}$ | 15   | —                         | ns   | Figures 20.8 to 20.20 |
| Read data setup time 2                 | $t_{RDS2}$ | 15   | —                         | ns   |                       |
| Read data hold time 1                  | $t_{RDH1}$ | 0    | —                         | ns   |                       |
| Read data hold time 2                  | $t_{RDH2}$ | 0    | —                         | ns   |                       |
| Read data access time 2                | $t_{AC2}$  | —    | $1.5 \times t_{cyc} - 20$ | ns   |                       |
| Read data access time 4                | $t_{AC4}$  | —    | $2.5 \times t_{cyc} - 20$ | ns   |                       |
| Read data access time 5                | $t_{AC5}$  | —    | $1.0 \times t_{cyc} - 20$ | ns   |                       |
| Read data access time 6                | $t_{AC6}$  | —    | $2.0 \times t_{cyc} - 20$ | ns   |                       |
| Read data access time (from address) 1 | $t_{AA1}$  | —    | $1.0 \times t_{cyc} - 20$ | ns   |                       |
| Read data access time (from address) 2 | $t_{AA2}$  | —    | $1.5 \times t_{cyc} - 20$ | ns   |                       |
| Read data access time (from address) 3 | $t_{AA3}$  | —    | $2.0 \times t_{cyc} - 20$ | ns   |                       |
| Read data access time (from address) 4 | $t_{AA4}$  | —    | $2.5 \times t_{cyc} - 20$ | ns   |                       |
| Read data access time (from address) 5 | $t_{AA5}$  | —    | $3.0 \times t_{cyc} - 20$ | ns   |                       |


**Table 20.6 Bus Timing (2)**

Conditions:  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $AV_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{ref} = 3.0\text{ V to }AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $B\phi = 8\text{ MHz to }35\text{ MHz}$ ,  
 $T_a = -20^\circ\text{C to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (wide-range specifications)


| Item                             | Symbol      | Min.                      | Max.                      | Unit | Test Conditions                    |
|----------------------------------|-------------|---------------------------|---------------------------|------|------------------------------------|
| WR delay time 1                  | $t_{WRD1}$  | —                         | 15                        | ns   | Figures 20.8 to 20.20              |
| WR delay time 2                  | $t_{WRD2}$  | —                         | 15                        | ns   |                                    |
| WR pulse width 1                 | $t_{WSW1}$  | $1.0 \times t_{cyc} - 13$ | —                         | ns   |                                    |
| WR pulse width 2                 | $t_{WSW2}$  | $1.5 \times t_{cyc} - 13$ | —                         | ns   |                                    |
| Write data delay time            | $t_{WDD}$   | —                         | 20                        | ns   |                                    |
| Write data setup time 1          | $t_{WDS1}$  | $0.5 \times t_{cyc} - 13$ | —                         | ns   |                                    |
| Write data setup time 2          | $t_{WDS2}$  | $1.0 \times t_{cyc} - 13$ | —                         | ns   |                                    |
| Write data setup time 3          | $t_{WDS3}$  | $1.5 \times t_{cyc} - 13$ | —                         | ns   |                                    |
| Write data hold time 1           | $t_{WDH1}$  | $0.5 \times t_{cyc} - 8$  | —                         | ns   |                                    |
| Write data hold time 3           | $t_{WDH3}$  | $1.5 \times t_{cyc} - 8$  | —                         | ns   |                                    |
| Byte control delay time          | $t_{UBD}$   | —                         | 15                        | ns   | Figures 20.13, 20.14               |
| Byte control pulse width 1       | $t_{UBW1}$  | —                         | $1.0 \times t_{cyc} - 15$ | ns   | Figure 20.13                       |
| Byte control pulse width 2       | $t_{UBW2}$  | —                         | $2.0 \times t_{cyc} - 15$ | ns   | Figure 20.14                       |
| Multiplexed address delay time 1 | $t_{MAD1}$  | —                         | 15                        | ns   | Figures 20.17, 20.18               |
| Multiplexed address hold time    | $t_{MAH}$   | $1.0 \times t_{cyc} - 15$ | —                         | ns   |                                    |
| Multiplexed address setup time 1 | $t_{MAS1}$  | $0.5 \times t_{cyc} - 15$ | —                         | ns   |                                    |
| Multiplexed address setup time 2 | $t_{MAS2}$  | $1.5 \times t_{cyc} - 15$ | —                         | ns   |                                    |
| Address hold delay time          | $t_{AHD}$   | —                         | 15                        | ns   |                                    |
| Address hold pulse width 1       | $t_{AHW1}$  | $1.0 \times t_{cyc} - 15$ | —                         | ns   |                                    |
| Address hold pulse width 2       | $t_{AHW2}$  | $2.0 \times t_{cyc} - 15$ | —                         | ns   |                                    |
| WAIT setup time                  | $t_{WTS}$   | 15                        | —                         | ns   | Figures 20.10, 20.18               |
| WAIT hold time                   | $t_{WTH}$   | 5.0                       | —                         | ns   |                                    |
| BREQ setup time                  | $t_{BREQS}$ | 20                        | —                         | ns   | Figure 20.19                       |
| BACK delay time                  | $t_{BACD}$  | —                         | 15                        | ns   |                                    |
| Bus floating time                | $t_{BZD}$   | —                         | 30                        | ns   |                                    |
| BREQ delay time                  | $t_{BRQOD}$ | —                         | 15                        | ns   | Figure 20.20                       |
| BS delay time                    | $T_{BSD}$   | 1.0                       | 15                        | ns   | Figures 20.8, 20.9, 20.11 to 20.14 |
| RD/WR delay time                 | $T_{RWD}$   | —                         | 15                        | ns   |                                    |



**Figure 20.8 Basic Bus Timing: 2-State Access**



**Figure 20.9 Basic Bus Timing: 3-State Access**



**Figure 20.10 Basic Bus Timing: Three-State Access, One Wait**





Figure 20.11 Basic Bus Timing: 2-State Access ( $\overline{CS}$  Assertion Period Extended)



**Figure 20.12 Basic Bus Timing: 3-State Access ( $\overline{CS}$  Assertion Period Extended)**




Figure 20.13 Byte Control SRAM: 2-State Read/Write Access







Figure 20.14 Byte Control SRAM: 3-State Read/Write Access




**Figure 20.15 Burst ROM Access Timing: 1-State Burst Access**




**Figure 20.16 Burst ROM Access Timing: 2-State Burst Access**




**Figure 20.17 Address/Data Multiplexed Access Timing (No Wait) (Basic, 4-State Access)**



**Figure 20.18 Address/Data Multiplexed Access Timing (Wait Control)**  
 (Address Cycle Program Wait × 1 + Data Cycle Program Wait × 1 +  
 Data Cycle Pin Wait × 1)



**Figure 20.19 External Bus Release Timing**



**Figure 20.20 External Bus Request Output Timing**


## 20.3.4 Timing of On-Chip Peripheral Modules

**Table 20.7 Timing of On-Chip Peripheral Modules**


Conditions:  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $AV_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{ref} = 3.0\text{ V to }AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $P\phi = 8\text{ MHz to }35\text{ MHz}$ ,  
 $T_a = -20^\circ\text{C to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (wide-range specifications)

|                   | Item                         | Symbol              | Min.        | Max. | Unit       | Test Conditions |              |
|-------------------|------------------------------|---------------------|-------------|------|------------|-----------------|--------------|
| I/O ports         | Output data delay time       | $t_{PWD}$           | —           | 40   | ns         | Figure 20.21    |              |
|                   | Input data setup time        | $t_{PRS}$           | 25          | —    | ns         |                 |              |
|                   | Input data hold time         | $t_{PRH}$           | 25          | —    | ns         |                 |              |
| TPU               | Timer output delay time      | $t_{TOCD}$          | —           | 40   | ns         | Figure 20.22    |              |
|                   | Timer input setup time       | $t_{TICS}$          | 25          | —    | ns         |                 |              |
|                   | Timer clock input setup time | $t_{TCKS}$          | 25          | —    | ns         | Figure 20.23    |              |
|                   | Timer clock pulse width      | Single-edge setting | $t_{TCKWH}$ | 1.5  | —          | $t_{cyc}$       |              |
| Both-edge setting |                              | $t_{TCKWL}$         | 2.5         | —    | $t_{cyc}$  |                 |              |
| PPG               | Pulse output delay time      | $t_{POD}$           | —           | 40   | ns         | Figure 20.24    |              |
| 8-bit timer       | Timer output delay time      | $t_{TMOD}$          | —           | 40   | ns         | Figure 20.25    |              |
|                   | Timer reset input setup time | $t_{TMRS}$          | 25          | —    | ns         | Figure 20.26    |              |
|                   | Timer clock input setup time | $t_{TMCS}$          | 25          | —    | ns         | Figure 20.27    |              |
|                   | Timer clock pulse width      | Single-edge setting | $t_{TMCWH}$ | 1.5  | —          | $t_{cyc}$       |              |
| Both-edge setting |                              | $t_{TMCWL}$         | 2.5         | —    | $t_{cyc}$  |                 |              |
| WDT               | Overflow output delay time   | $t_{WOVD}$          | —           | 40   | ns         | Figure 20.28    |              |
| SCI               | Input clock cycle            | Asynchronous        | $t_{Scyc}$  | 4    | —          | $t_{cyc}$       | Figure 20.29 |
|                   |                              | Clocked synchronous |             | 6    | —          |                 |              |
|                   | Input clock pulse width      | $t_{SCKW}$          | 0.4         | 0.6  | $t_{Scyc}$ |                 |              |
|                   | Input clock rise time        | $t_{SCKr}$          | —           | 1.5  | $t_{cyc}$  |                 |              |
|                   | Input clock fall time        | $t_{SCKf}$          | —           | 1.5  | $t_{cyc}$  |                 |              |


|               | Item  | Symbol     | Min. | Max. | Unit | Test Conditions |
|---------------|---|------------|------|------|------|-----------------|
| SCI           | Transmit data delay time                      | $t_{TXD}$  | —    | 40   | ns   | Figure 20.30    |
|               | Receive data setup time (clocked synchronous) | $t_{RXS}$  | 40   | —    | ns   |                 |
|               | Receive data hold time (clocked synchronous)  | $t_{RXH}$  | 40   | —    | ns   |                 |
| A/D converter | Trigger input setup time                      | $t_{TRGS}$ | 30   | —    | ns   | Figure 20.31    |




**Figure 20.21 I/O Port Input/Output Timing**




**Figure 20.22 TPU Input/Output Timing**




**Figure 20.23 TPU Clock Input Timing**




**Figure 20.24 PPG Output Timing**




**Figure 20.25 8-Bit Timer Output Timing**




**Figure 20.26 8-Bit Timer Reset Input Timing**




**Figure 20.27 8-Bit Timer Clock Input Timing**




**Figure 20.28 WDT Output Timing**



**Figure 20.29 SCK Clock Input Timing**



**Figure 20.30 SCI Input/Output Timing: Clocked Synchronous Mode**



**Figure 20.31 A/D Converter External Trigger Input Timing**

## 20.4 A/D Conversion Characteristics

**Table 20.8 A/D Conversion Characteristics**

Conditions:  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $AV_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{ref} = 3.0\text{ V to }AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $P\phi = 8\text{ MHz to }35\text{ MHz}$ ,  
 $T_a = -20^\circ\text{C to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (wide-range specifications)

| Item                                | Min. | Typ.      | Max.      | Unit             |
|-------------------------------------|------|-----------|-----------|------------------|
| Resolution                          | 10   | 10        | 10        | Bit              |
| Conversion time                     | 7.4  | —         | —         | $\mu\text{s}$    |
| Analog input capacitance            | —    | —         | 20        | pF               |
| Permissible signal source impedance | —    | —         | 10        | $\text{k}\Omega$ |
| Nonlinearity error                  | —    | —         | $\pm 7.5$ | LSB              |
| Offset error                        | —    | —         | $\pm 7.5$ | LSB              |
| Full-scale error                    | —    | —         | $\pm 7.5$ | LSB              |
| Quantization error                  | —    | $\pm 0.5$ | —         | LSB              |
| Absolute accuracy                   | —    | —         | $\pm 8.0$ | LSB              |

## 20.5 D/A Conversion Characteristics

**Table 20.9 D/A Conversion Characteristics**

Conditions:  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $AV_{CC} = 3.0\text{ V to }3.6\text{ V}$ ,  $V_{ref} = 3.0\text{ V to }AV_{CC}$ ,  
 $V_{SS} = AV_{SS} = 0\text{ V}$ ,  $P\phi = 8\text{ MHz to }35\text{ MHz}$ ,  
 $T_a = -20^\circ\text{C to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40^\circ\text{C to }+85^\circ\text{C}$  (wide-range specifications)

| Item              | Min. | Typ.      | Max.      | Unit          | Test Conditions             |
|-------------------|------|-----------|-----------|---------------|-----------------------------|
| Resolution        | 8    | 8         | 8         | Bit           |                             |
| Conversion time   | —    | —         | 10        | $\mu\text{s}$ | 20-pF capacitive load       |
| Absolute accuracy | —    | $\pm 2.0$ | $\pm 3.0$ | LSB           | 2-M $\Omega$ resistive load |
|                   | —    | —         | $\pm 2.0$ | LSB           | 4-M $\Omega$ resistive load |

# Appendix

## A. Port States in Each Pin State

**Table A.1 Port States in Each Pin State**

| Port Name   | MCU Operating Mode | Reset | Hardware Standby Mode | Software Standby Mode                      |  | Bus Released State |
|---|--------------------|-------|-----------------------|--|--|--------------------|
|   |                    |       |                       | OPE = 1                                    | OPE = 0                                    |                    |
| Port 1  | All                | Hi-Z  | Hi-Z                  | Keep                                       | Keep                                       | Keep               |
| Port 2  | All                | Hi-Z  | Hi-Z                  | Keep                                       | Keep                                       | Keep               |
| P33 to P30  | All                | Hi-Z  | Hi-Z                  | Keep                                       | Keep                                       | Keep               |
| P34/<br>PO12/<br>TIOCA1                                   | All                | Hi-Z  | Hi-Z                  | Keep                                       | Keep                                       | Keep               |
| P35/<br>PO13/<br>TIOCA1/<br>TIOCB1/<br>TCLKC-A            | All                | Hi-Z  | Hi-Z                  | Keep                                       | Keep                                       | Keep               |
| P36/<br>PO14/<br>TIOCA2                                   | All                | Hi-Z  | Hi-Z                  | Keep                                       | Keep                                       | Keep               |
| P37/<br>PO15/<br>TIOCA2/<br>TIOCB2/<br>TCLKD-A            | All                | Hi-Z  | Hi-Z                  | Keep                                       | Keep                                       | Keep               |
| P55 to P50  | All                | Hi-Z  | Hi-Z                  | Hi-Z                                       | Hi-Z                                       | Keep               |
| P56/<br>AN6/<br>DA0/<br>$\overline{\text{IRQ}}6\text{-B}$ | All                | Hi-Z  | Hi-Z                  | [DAOE0 = 1]<br>Keep<br>[DAOE0 = 0]<br>Hi-Z | [DAOE0 = 1]<br>Keep<br>[DAOE0 = 0]<br>Hi-Z | Keep               |
| P57/<br>AN7/<br>DA1/<br>$\overline{\text{IRQ}}7\text{-B}$ | All                | Hi-Z  | Hi-Z                  | [DAOE1 = 1]<br>Keep<br>[DAOE1 = 0]<br>Hi-Z | [DAOE1 = 1]<br>Keep<br>[DAOE1 = 0]<br>Hi-Z | Keep               |
| P65 to P60  | All                | Hi-Z  | Hi-Z                  | Keep                                       | Keep                                       | Keep               |

| Port Name  | MCU Operating Mode     | Reset              | Hardware Standby Mode | Software Standby Mode                                      |  | Bus Released State   |
|--|------------------------|--------------------|-----------------------|--|--|--|
|  |                        |                    |                       | OPE = 1  | OPE = 0  |  |
| PA0/<br>$\overline{\text{BREQO}}$ /<br>$\overline{\text{BS-A}}$                          | All                    | Hi-Z               | Hi-Z                  | $\overline{\text{BREQO}}$ output]                          | $\overline{\text{BREQO}}$ output]  | $\overline{\text{BREQO}}$ output]  |
|  |                        |                    |                       | Hi-Z   | Hi-Z   | $\overline{\text{BREQO}}$  |
|  |                        |                    |                       | $\overline{\text{BS}}$ output]                             | $\overline{\text{BS}}$ output]   | $\overline{\text{BS}}$ output]   |
|  |                        |                    |                       | Keep   | Hi-Z   | Hi-Z   |
|  |                        |                    |                       | [Other than above]   | [Other than above]   | [Other than above]   |
| Keep   | Keep                   | Keep               |                       |  |  |  |
| PA1/<br>$\overline{\text{BACK}}$ /<br>(RD/WR)  | All                    | Hi-Z               | Hi-Z                  | $\overline{\text{BACK}}$ output]                           | $\overline{\text{BACK}}$ output]   | $\overline{\text{BACK}}$ output]   |
|  |                        |                    |                       | Hi-Z   | Hi-Z   | $\overline{\text{BACK}}$   |
|  |                        |                    |                       | [RD/WR output]   | [RD/WR output]   | [RD/WR output]   |
|  |                        |                    |                       | Keep   | Hi-Z   | Hi-Z   |
|  |                        |                    |                       | [Other than above]   | [Other than above]   | [Other than above]   |
| Keep   | Keep                   | Keep               |                       |  |  |  |
| PA2/<br>$\overline{\text{BREQ}}$ /<br>$\overline{\text{WAIT}}$                           | All                    | Hi-Z               | Hi-Z                  | $\overline{\text{BREQ}}$ input]                            | $\overline{\text{BREQ}}$ input]  | $\overline{\text{BREQ}}$ input]  |
|  |                        |                    |                       | Hi-Z   | Hi-Z   | Hi-Z ( $\overline{\text{BREQ}}$ )  |
|  |                        |                    |                       | $\overline{\text{WAIT}}$ input]                            | $\overline{\text{WAIT}}$ input]  | $\overline{\text{WAIT}}$ input]  |
|  |                        |                    |                       | Hi-Z   | Hi-Z   | Hi-Z ( $\overline{\text{WAIT}}$ )  |
|  |                        |                    |                       | [Other than above]   | [Other than above]   | [Other than above]   |
| Keep   | Keep                   | Keep               |                       |  |  |  |
| PA3/<br>$\overline{\text{LLWR}}$ /<br>$\overline{\text{LLB}}$                            | External extended mode | H                  | Hi-Z                  | H  | Hi-Z   | Hi-Z   |
| PA4/<br>$\overline{\text{LHWR}}$ /<br>$\overline{\text{LUB}}$                            | External extended mode | H                  | Hi-Z                  | $\overline{\text{LHWR}}$ , $\overline{\text{LUB}}$ output] | $\overline{\text{LHWR}}$ , $\overline{\text{LUB}}$ output]                       | $\overline{\text{LHWR}}$ , $\overline{\text{LUB}}$ output]                       |
|  |                        |                    |                       | H  | Hi-Z   | Hi-Z   |
|  |                        |                    |                       | [Other than above]   | [Other than above]   | Hi-Z   |
| Keep   | Keep                   | [Other than above] |                       |  |  |  |
| Keep   | Keep                   | Keep               |                       |  |  |  |
| PA5/ $\overline{\text{RD}}$  | External extended mode | H                  | Hi-Z                  | H  | Hi-Z   | Hi-Z   |
| PA6/<br>$\overline{\text{AS}}$ /<br>$\overline{\text{AH}}$ /<br>$\overline{\text{BS-B}}$ | External extended mode | H                  | Hi-Z                  | $\overline{\text{AS}}$ , $\overline{\text{BS}}$ output]    | $\overline{\text{AS}}$ , $\overline{\text{AH}}$ , $\overline{\text{BS}}$ output] | $\overline{\text{AS}}$ , $\overline{\text{AH}}$ , $\overline{\text{BS}}$ output] |
|  |                        |                    |                       | H  | Hi-Z   | Hi-Z   |
|  |                        |                    |                       | $\overline{\text{AH}}$ output]                             | [Other than above]   | Hi-Z   |
|  |                        |                    |                       | L  | Keep   | [Other than above]   |
| [Other than above]   | [Other than above]     | Keep               |                       |  |  |  |
| Keep   | Keep                   | Keep               |                       |  |  |  |

| Port Name  | MCU Operating Mode     |                 | Reset        | Hardware Standby Mode | Software Standby Mode  |   | Bus Released State  |
|--|------------------------|-----------------|--------------|-----------------------|--|---|---|
|  |                        |                 |              |                       | OPE = 1  | OPE = 0   |   |
| PA7/B $\phi$   | External extended mode |                 | Clock output | Hi-Z                  | [Clock output]<br>H  | [Clock output]<br>H   | [Clock output]<br>Clock output                                  |
| PB0/<br>$\overline{CS0}$ /<br>$\overline{CS4}$ /<br>$\overline{CS5-B}$   | External extended mode | H               |              | Hi-Z                  | $\overline{[CS]}$ output]<br>H<br>[Other than above]<br>Keep | $\overline{[CS]}$ output]<br>Hi-Z<br>[Other than above]<br>Keep | $\overline{[CS]}$ output]<br>Hi-Z<br>[Other than above]<br>Keep |
| PB1/<br>$\overline{CS1}$ /<br>$\overline{CS2-B}$ /<br>$\overline{CS5-A}$ /<br>$\overline{CS6-B}$ /<br>$\overline{CS7-B}$ | All                    | Hi-Z            |              | Hi-Z                  | $\overline{[CS]}$ output]<br>H<br>[Other than above]<br>Keep | $\overline{[CS]}$ output]<br>Hi-Z<br>[Other than above]<br>Keep | $\overline{[CS]}$ output]<br>Hi-Z<br>[Other than above]<br>Keep |
| PB2/<br>$\overline{CS2-A}$ /<br>$\overline{CS6-A}$   | All                    | Hi-Z            |              | Hi-Z                  | $\overline{[CS]}$ output]<br>H<br>[Other than above]<br>Keep | $\overline{[CS]}$ output]<br>Hi-Z<br>[Other than above]<br>Keep | $\overline{[CS]}$ output]<br>Hi-Z<br>[Other than above]<br>Keep |
| PB3/<br>$\overline{CS3}$ /<br>$\overline{CS7-A}$   | All                    | Hi-Z            |              | Hi-Z                  | $\overline{[CS]}$ output]<br>H<br>[Other than above]<br>Keep | $\overline{[CS]}$ output]<br>Hi-Z<br>[Other than above]<br>Keep | $\overline{[CS]}$ output]<br>Hi-Z<br>[Other than above]<br>Keep |
| Port D   | External extended mode | L               |              | Hi-Z                  | Keep   | Hi-Z  | Hi-Z  |
| Port E   | External extended mode | L               |              | Hi-Z                  | Keep   | Hi-Z  | Hi-Z  |
| PF7 to PF0   | External extended mode | L/Hi-Z*         |              | Hi-Z                  | Keep   | [Address output]<br>Hi-Z<br>[Other than above]<br>Keep          | [Address output]<br>Hi-Z<br>[Other than above]<br>Keep          |
| Port H   | External extended mode | Hi-Z            |              | Hi-Z                  | Hi-Z   | Hi-Z  | Hi-Z  |
| Port I   | External extended mode | 8-bit bus mode  | Hi-Z         | Hi-Z                  | Keep   | Keep  | Keep  |
|  |                        | 16-bit bus mode | Hi-Z         | Hi-Z                  | Hi-Z   | Hi-Z  | Hi-Z  |

## B. Product Lineup

| Product Classification |         | Product Model | Marking  | Package (Package Code) |
|------------------------|---------|---------------|----------|------------------------|
| H8SX/1650              | ROMless | R5S61650      | R5S61650 | TFP-120 (TFP-120V*)    |

Note: \* Pb-free version





# Main Revisions and Additions in this Edition

| Item                    | Page  | Revision (See Manual for Details)  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
|-------------------------|-------|--|------------------|-----------------------------|----------------------|-----|-------------|--|-----|-----|-------|----------------|--|-----|-----|------------------|-----------------------------|--|-----|-----|--|-----|-----|--|-----|-----|--|-----|-----|--|-----|-----|--|-----|-----|
| Section 1 Overview      | 14    | Amended.   |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
| 1.3.3 Pin Functions     |       |  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
| Table 1.2 Pin Functions |       | <table border="1"> <thead> <tr> <th>Classification</th> <th>Abbr.</th> <th>Pin No.<br/>(TFP-120)</th> <th>I/O</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td></td> <td>PA7</td> <td>118</td> <td>Input</td> <td>Input-only pin</td> </tr> <tr> <td></td> <td>PA6</td> <td>116</td> <td rowspan="7">Input/<br/>output</td> <td rowspan="7">7-bit input/output<br/>pins.</td> </tr> <tr> <td></td> <td>PA5</td> <td>115</td> </tr> <tr> <td></td> <td>PA4</td> <td>114</td> </tr> <tr> <td></td> <td>PA3</td> <td>113</td> </tr> <tr> <td></td> <td>PA2</td> <td>112</td> </tr> <tr> <td></td> <td>PA1</td> <td>111</td> </tr> <tr> <td></td> <td>PA0</td> <td>110</td> </tr> </tbody> </table>               | Classification   | Abbr.                       | Pin No.<br>(TFP-120) | I/O | Description |  | PA7 | 118 | Input | Input-only pin |  | PA6 | 116 | Input/<br>output | 7-bit input/output<br>pins. |  | PA5 | 115 |  | PA4 | 114 |  | PA3 | 113 |  | PA2 | 112 |  | PA1 | 111 |  | PA0 | 110 |
| Classification          | Abbr. | Pin No.<br>(TFP-120)   | I/O              | Description                 |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
|                         | PA7   | 118  | Input            | Input-only pin              |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
|                         | PA6   | 116  | Input/<br>output | 7-bit input/output<br>pins. |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
|                         | PA5   | 115  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
|                         | PA4   | 114  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
|                         | PA3   | 113  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
|                         | PA2   | 112  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
|                         | PA1   | 111  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
|                         | PA0   | 110  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
| Section 2 CPU           | 17    | Register indirect with post-/pre-increment or post-/pre-decrement  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
| 2.1 Features            |       | <p>[@+ERn/@-ERn/@ERn+/@ERn-]</p>   |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
|                         | 18    | <ul style="list-style-type: none"> <li>High-speed operation</li> </ul> <p>All frequently-used instructions execute in one or two states</p> <p>8/16/32-bit register-register add/subtract: 1 state</p> <p>8 × 8-bit register-register multiply: 1 state (when multiplier supported)</p> <p>16 ÷ 8-bit register-register divide: 10 states (when multiplier supported)</p> <p>16 × 16-bit register-register multiply: 1 state (when multiplier supported)</p> <p>32 ÷ 16-bit register-register divide: 18 states (when multiplier supported)</p> <p>32 × 32-bit register-register multiply: 5 states (when multiplier supported)</p> <p>32 ÷ 32-bit register-register divide: 18 states (when multiplier supported)</p> |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
| 2.2 CPU Operating Modes | 19    | <p>Description amended.</p> <p>The H8SX CPU has four operating modes: normal, middle, advanced, and maximum modes. As for selecting the mode, see section 3.1, Operating Mode Selection.</p>   |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
| 2.2.1 Normal Mode       | 19    | Note added.  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |
| 2.3 Instruction Fetch   | 25    | <p>Description amended.</p> <p>The instruction-fetch mode setting does not affect operation other than instruction fetch such as data accesses. The FETCHMD bit in SYSCR selects one of the two modes. For details, see section 3.2.2, System Control Register (SYSCR).</p>  |                  |                             |                      |     |             |  |     |     |       |                |  |     |     |                  |                             |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |  |     |     |

2.7 Instruction Set 34 \*<sup>6</sup> added.

Table 2.1 Instruction Classification

| Function      | Instructions                               |
|---------------|--|
| Data transfer | MOV  |
|               | MOVFPE <sup>*6</sup> , MOVTP <sup>*6</sup> |
|               | POP, PUSH <sup>*1</sup>                    |
|               | LDM, STM                                   |
|               | MOVA                                       |

\*<sup>6</sup> deleted.

| Function              | Instructions                                |
|-----------------------|---|
| Arithmetic operations | ADD, ADDX, SUB, SUBX, CMP, NEG, INC, DEC    |
|                       | DAA, DAS                                    |
|                       | ADDS, SUBS                                  |
|                       | MULXU, DIVXU, MULXS, DIVXS                  |
|                       | MULU, DIVU, MULS, DIVS                      |
|                       | MULU/U <sup>*6</sup> , MULS/U <sup>*6</sup> |
|                       | EXTU, EXTS                                  |
|                       | TAS   |
|                       | MAC <sup>*6</sup>                           |
|                       | LDMAC <sup>*6</sup> , STMAC <sup>*6</sup>   |
|                       | CLRMAC <sup>*6</sup>                        |

35 Note amended.

Notes: 6. Not supported in this LSI

2.7.1 Instructions and Addressing Modes 36 Changed.

Table 2.2 Combinations of Instructions and Addressing Modes (1)

| Item  | Page | Revision (See Manual for Details)   |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
|---|------|---|--------------------|--------------------|---------------|-----|--------------------|---------------|---|---|---|---|----------|-----------|---|---|---|---|--|--|
| Table 2.4 Data Transfer Instructions        | 41   | Note added.<br>MOVFPPE*<br>MOVTPPE*<br>Note * Not supported in this LSI   |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
| Table 2.6 Arithmetic Operation Instructions | 44   | Note deleted.   |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
| 2.8.13 MOVA Instruction                     | 59   | Added.  |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
| 2.9 Processing States                       | 60   | Description deleted.<br>In a product which has a DMA controller (DMAC) and a data transfer controller (DTC), the bus-released state occurs when the bus has been released in response to a bus request from a bus master other than the CPU. While the bus is released, the CPU halts operations.   |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
| • Bus-released state                        |      |   |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
| Section 3 MCU Operating Modes               | 63   | Amended.  |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
| Table 3.1 MCU Operating Mode Settings       |      | <table border="1"> <thead> <tr> <th>MCU Operating Mode</th> <th>MD2</th> <th>MD1</th> <th>MD0</th> <th>CPU Operating Mode</th> <th>Address Space</th> </tr> </thead> <tbody> <tr> <td>4</td> <td>1</td> <td>0</td> <td>0</td> <td>Advanced</td> <td>16 Mbytes</td> </tr> <tr> <td>5</td> <td>1</td> <td>0</td> <td>1</td> <td></td> <td></td> </tr> </tbody> </table> | MCU Operating Mode | MD2                | MD1           | MD0 | CPU Operating Mode | Address Space | 4 | 1 | 0 | 0 | Advanced | 16 Mbytes | 5 | 1 | 0 | 1 |  |  |
| MCU Operating Mode                          | MD2  | MD1   | MD0                | CPU Operating Mode | Address Space |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
| 4   | 1    | 0   | 0                  | Advanced           | 16 Mbytes     |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
| 5   | 1    | 0   | 1                  |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
|   | 63   | Description amended.<br>In this LSI, advanced mode for the CPU operating mode, 16 Mbytes for the address space, and eight or 16 bits for the default external bus width are available.  |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
| 3.2.1 Mode Control Register (MDCR)          | 64   | Description added.<br>MDCR indicates the current operating mode.<br>When MDCR is read, the input levels in pins MD7 to MD 0 are latched. These latches are released by a reset.   |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
| 3.2.2 System Control Register (SYSCR)       | 66   | Bit 11 description amended.   |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
|   | 67   | Bit 1 description amended.<br>Selects DTC operation mode.   |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |
|   | 67   | Note 1. added.  |                    |                    |               |     |                    |               |   |   |   |   |          |           |   |   |   |   |  |  |

3.3.2 Mode 5 68 The initial bus mode immediately after a reset is 8 bits, with 8-bit access to all areas. Ports D, E, and F function as an address bus, port H functions as a data bus, and parts of ports A and B function as bus control signals.

Section 4 Exception Handling 72

4.2 Exception Sources and Exception Handling Vector Table

Table 4.2 Exception Handling Vector Table

| Exception Source        | Vector Number | Vector Table Address Offset* <sup>1</sup> |  |
|-------------------------|---------------|---|--|
|                         |               | Normal Mode* <sup>2</sup>                 | Advanced, Middle* <sup>2</sup> , Maximum* <sup>2</sup> Modes |
| Reserved for system use | 14            | H'001C to H'001D                          | H'0038 to H'003B   |
|                         | 23            | H'002E to H'602F                          | H'005C to H'005F   |
| User area (open space)  | 24            | H'0030 to H'0031                          | H'0060 to H'0063   |
|                         | 63            | H'007E to H'007F                          | H'00FC to H'00FF   |

4.6.1 Interrupt Sources 80 Deleted.


Table 4.7 Interrupt Sources

| Type                      | Source                                | Number of Sources |
|---------------------------|---------------------------------------|-------------------|
| On-chip peripheral module | Data transfer controller (DTC)        | 1                 |
|                           | Watchdog timer (WDT)                  | 1                 |
|                           | A/D converter                         | 1                 |
|                           | 16-bit timer pulse unit (TPU)         | 26                |
|                           | 8-bit timer (TMR)                     | 12                |
|                           | Serial communications interface (SCI) | 16                |

Section 5 Interrupt Controller 86

5.1 Features

Figure 5.1 Block Diagram of Interrupt Controller



5.3.6 IRQ Status Register (ISR) 96 Deleted.

Note: \* Only 0 can be written, to clear the flag. The bit manipulation instructions or memory operation instructions should be used to clear the flag.


| Item  | Page | Revision (See Manual for Details)   |
|---|------|---|
| 5.6.4 Interrupt Response Times                            | 111  | Deleted.<br>This LSI is capable of fast word transfer to on-chip memory, so allocating the program area in on-chip ROM and the stack area in on-chip RAM enables high-speed processing.   |
| 5.8.1 Conflict between Interrupt Generation and Disabling | 116  | Description added.<br>If an interrupt is generated immediately before rewriting the DTC enable bit, both DTC activation and CPU interrupt exception handling are executed. To rewrite the DTC enable bit, execute this while the corresponding interrupt request is not generated.  |
| Section 6 Bus Controller (BSC)                            | 119  | Description added.  |
| 6.1 Features  |      | <ul style="list-style-type: none"> <li>Manages external address space in area units<br/>Manages the external address space divided into eight areas.<br/>Chip select signals (CS0 to CS7) can be output for each area.<br/>Bus specifications can be set independently for each area.<br/>8-bit access or 16-bit access can be selected for each area.<br/>Burst ROM, byte control SRAM, or address/data multiplexed I/O interface can be set.<br/>An endian conversion function is provided to connect a device of little endian.</li> </ul> <p>Description deleted.</p> <ul style="list-style-type: none"> <li>Basic bus interface<br/>This interface can be connected to the SRAM and ROM.<br/>Chip select signals (CS0 to CS7) can be output for areas 0 to 7<br/>2-state access or 3-state access can be selected for each area.<br/>Program wait cycles can be inserted for each area.<br/>Wait cycles can be inserted by the <math>\overline{\text{WAIT}}</math> pin.<br/>Extension cycles can be inserted while <math>\overline{\text{CS}}_n</math> is asserted for each area (n = 0 to 7).<br/>The negation timing of the read strobe signal (<math>\overline{\text{RD}}</math>) can be modified.</li> </ul> |

| Item   | Page     | Revision (See Manual for Details)  |     |          |                             |   |
|--|----------|--|-----|----------|-----------------------------|---|
| 6.2.1 Bus Width Control Register (ABWCR)             | 123      | Bit 0 Initial Value amended.   |     |          |                             |   |
|  |          | <table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Initial Value*<sup>1</sup></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>ABWL0</td> <td>1</td> </tr> </tbody> </table>  | Bit | Bit Name | Initial Value* <sup>1</sup> | 0 |
| Bit  | Bit Name | Initial Value* <sup>1</sup>  |     |          |                             |   |
| 0  | ABWL0    | 1  |     |          |                             |   |
| 6.2.7 Bus Control Register 1 (BCR1)                  | 135      | Bit 15 description amended.<br>To set this bit to 1, the ICR bit of the corresponding pin should be specified to 1. For details, see section 8, I/O ports.   |     |          |                             |   |
|  |          | 136 Bit 9 description added.<br>The write data buffer function can be used for an external write cycle.<br>Note that a set value change may not be reflected to the external access immediately after the change.  |     |          |                             |   |
|  |          | 136 Bit 8 description added.<br>To set this bit to 1, the ICR bit of the corresponding pin should be specified to 1. For details, see section 8, I/O ports.  |     |          |                             |   |
| 6.2.10 SRAM Mode Control Register (SRAMCR)           | 139      | Description deleted.<br>SRAMCR specifies the bus interface of each area in the external address space as a basic bus interface or a byte control SRAM interface.<br>When the bus interface of each area in the external address space is specified as other than the basic bus interface, the SRAMCR specification is ignored. |     |          |                             |   |
|  |          | 139 Bit 15 to 8 description added.<br>Selects the bus interface for the corresponding area.<br>When setting the area n bit to 1, the bus interface selection bits for the corresponding area in BROMCR and MPXCR should be cleared to 0.   |     |          |                             |   |
| 6.2.11 Burst ROM Interface Control Register (BROMCR) | 140      | Bit 15 description amended.<br>Selects the area 0 bus interface. When setting this bit to 1, clear the BCSEL0 bit in SRAMCR to 0.<br>0: Basic bus interface or byte control SRAM interface<br>1: Burst ROM interface   |     |          |                             |   |
|  |          | 141 Bit 7 description amended.<br>Selects the area 1 bus interface. When setting this bit to 1, clear the BCSEL1 bit in SRAMCR to 0.<br>0: Basic bus interface or byte control SRAM interface<br>1: Burst ROM interface  |     |          |                             |   |

| Item   | Page  | Revision (See Manual for Details)   |           |  |           |   |
|--|---|---|-----------|--|-----------|---|
| 6.2.12 Address/Data Multiplexed I/O Control Register (MPXCR)                       | 142   | <p>Description deleted.</p> <p>MPXCR specifies the address/data multiplexed I/O interface.</p> <p>When the bus interface of each area in the external address space is specified as a basic interface or a byte control SRAM interface, the MPXCR setting has priority over the SRAMCR setting and the SRAMCR setting is invalid.</p> |           |  |           |   |
|  | 142   | <p>Bit 15 to 11 description added.</p> <p>Specifies the bus interface for the corresponding area.</p> <p>When setting the area n bit to 1, clear the BCSELn bit in SRAMCR to 0.</p>   |           |  |           |   |
| 6.4 Multi-Clock Function and Number of Access Cycles                               | 144   | <p>Deleted.</p> <p>For example, in an external address space access where .....</p>   |           |  |           |   |
|  | 145   | <p>Deleted.</p> <p>For example, if an external address space access occurs when ....</p>  |           |  |           |   |
| 6.5.4 External Bus Interface<br>Number of Access Cycles:<br>1. Basic Bus Interface | 154   | <p>Description added.</p> <p>For the 3-state access space, a program wait (0 to 7 cycles) specified by WTCRA and WTCRB or an external wait by WAIT can be inserted.</p> <p>In addition, CSACR can extend the assert periods of the chip select signal and address signal.</p>   |           |  |           |   |
| Table 6.6 Number of Access Cycles  | 155   | <p>Amended.</p> <table border="1"> <tr> <td>Burst ROM</td> <td><math>[(2 \text{ to } 3) + (1 \text{ to } 8) \times m]</math></td> </tr> <tr> <td>interface</td> <td><math>[(3 \text{ to } 11 + n) + (1 \text{ to } 8) \times m]</math></td> </tr> </table>  | Burst ROM | $[(2 \text{ to } 3) + (1 \text{ to } 8) \times m]$ | interface | $[(3 \text{ to } 11 + n) + (1 \text{ to } 8) \times m]$ |
| Burst ROM  | $[(2 \text{ to } 3) + (1 \text{ to } 8) \times m]$      |   |           |  |           |   |
| interface  | $[(3 \text{ to } 11 + n) + (1 \text{ to } 8) \times m]$ |   |           |  |           |   |
| 16-Bit Access Space:   | 161   | <p>Description amended.</p> <p>In little endian, byte access for an even address is performed by using the lower byte data bus, and byte access for an odd address is performed by using the upper byte data bus.</p>   |           |  |           |   |
| 6.6.4 Wait Control   | 169   | <p>Description amended.</p> <p>accessed. There are two ways of inserting wait cycles: program wait (Tpw) insertion and pin wait (Ttw) insertion using the WAIT pin.</p>   |           |  |           |   |


| Item   | Page  | Revision (See Manual for Details)   |     |          |          |   |          |  |
|--|---|---|-----|----------|----------|---|----------|--|
| 6.6.4 Wait Control<br>Pin Wait Insertion:  | 169   | <p>Description amended.</p> <p>For 3-state access space, when the WAITE bit in BCR1 is set to 1 and the ICR bit for the corresponding pin is set to 1, wait input by means of the WAIT pin is enabled. When the external address space is accessed in this state, a program wait (Tw) is first inserted according to the WTCRA and WTCRB settings. If the WAIT pin is low at the falling edge of Bφ in the last T2 or Tpw cycle, another Ttw cycle is inserted until the WAIT pin is brought high. The pin wait insertion is effective when the Tw cycles are inserted to seven cycles or more, or when the number of Tw cycles to be inserted is changed according to the external devices. The WAITE bit is common to all areas. For details on ICR, see section 8, I/O port.</p> |     |          |          |   |          |  |
| 6.8 Burst ROM Interface  | 179   | <p>Description amended.</p> <p>Settings can be made independently for area 0 and area 1.</p> <p>In the burst ROM interface, burst access covers only CPU read accesses. Other accesses are covered by basic bus interface.</p>  |     |          |          |   |          |  |
| 6.9.4 I/O Pins Used for Address/Data Multiplexed I/O Interface<br>Table 6.19 I/O Pins for Address/Data Multiplexed I/O Interface | 185   | <table border="1"> <thead> <tr> <th>Pin</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>LHWR/ULB</td> <td>Strobe signal indicating that the upper bytes (D15 to D8) is valid when the address/data multiplexed I/O space is written</td> </tr> <tr> <td>LLWR/LLB</td> <td>Strobe signal indicating that the lower bytes (D7 to D0) is valid when the address/data multiplexed I/O space is written</td> </tr> </tbody> </table>  | Pin | Function | LHWR/ULB | Strobe signal indicating that the upper bytes (D15 to D8) is valid when the address/data multiplexed I/O space is written | LLWR/LLB | Strobe signal indicating that the lower bytes (D7 to D0) is valid when the address/data multiplexed I/O space is written |
| Pin  | Function  |   |     |          |          |   |          |  |
| LHWR/ULB   | Strobe signal indicating that the upper bytes (D15 to D8) is valid when the address/data multiplexed I/O space is written |   |     |          |          |   |          |  |
| LLWR/LLB   | Strobe signal indicating that the lower bytes (D7 to D0) is valid when the address/data multiplexed I/O space is written  |   |     |          |          |   |          |  |

Figure 6.34 Example of Idle Cycle Operation (Consecutive Reads in Different Areas) 195 (b) Idle cycle inserted  
(IDLS1 = 1, IDLSELn = 0, IDLCA1 = 0, IDLCA0 = 0)




(b) Idle cycle inserted  
(IDLS0 = 1, IDLSELn = 0, IDLCA1 = 0, IDLCA1 = 0)

External NOP Cycles and Idle Cycles: 196 Description amended.



6.11.1 Operation 201, 202 Description amended.


6.11.3 Transition Timing 203



- [1] A low level of the BREOQ signal is sampled at the rising edge of the Bφ signal.
- [2] The bus control signals are driven high at the end of the external access cycle. It takes two cycles or more after the low level of the BREOQ signal is sampled.
- [3] The BACK signal is driven low, releasing bus to the external bus master.
- [4] The BREOQ signal state sampling is continued in the external bus released state.
- [5] A high level of the BREOQ signal is sampled.
- [6] The BREOQ signal is driven high, ending external bus release cycle one cycle later.
- [7] When the external space is accessed by an internal bus master during external bus released while the BREOQ bit is set to 1, the BREOQ signal goes low.
- [8] Normally the BREOQ signal goes high at the rising edge of the BACK signal.

## 6.13.1 Write Data Buffer Function for External Data Bus 205

Figure 6.40 Example of Timing when Write Data Buffer Function is Used



## 6.13.2 Write Data Buffer Function for Peripheral Modules 206

Description added.

The write data buffer function is made available by setting the PWDBE bit in BCR2 to 1. As for the peripheral module register space in which the write data buffer function is effective, see table 6.26 in section 6.12.

Description deleted.

Figure 6.41 shows an example of the timing when the write data buffer function is used. When this function is used, if an internal I/O register write continues for two cycles or longer and then there is an on-chip RAM, an on-chip ROM, or an external access, internal I/O register write only is performed in the first two cycles. However, from the next cycle onward an internal memory or an external access and internal I/O register write are executed in parallel rather than waiting until it ends.

## 6.14.1 Operation

207

Description deleted.

If the DTC accesses continue, the CPU can be given priority over the DTC to execute the bus cycles alternatively between them by setting the IBCCS bit in BCR2. If the external bus release requests continue, an external bus access by the CPU and DTC can be given priority over the external bus accesses to execute the bus cycles alternatively between them by setting the EBCCS bit in BCR2.

## 6.14.2 Bus Transfer Timing

208

Description amended.

External Bus Release:

When the  $\overline{\text{BREQ}}$  pin goes low and an external bus release request is issued while the BRLE bit in BCR1 and the ICR bit of the corresponding pin are set to 1, a bus request is sent to the bus arbiter.

| Item  | Page | Revision (See Manual for Details)  |
|---|------|--|
| 6.16 Usage Notes                                    | 209  | Description amended.   |
| Setting Registers:                                  |      |  |
| External Bus Release Function and Software Standby: | 209  | <p>In this LSI, internal bus master operation does not stop even while the bus is released, as long as the program is running in on-chip RAM, etc., and no external access occurs. If a SLEEP instruction to place the chip in software standby mode is executed while the external bus is released, the transition to software standby mode is deferred and performed after the bus is recovered.</p> <p>Also, since clock oscillation halts in software standby mode, if the BREQ signal goes low in this mode, indicating an external bus release request, the request cannot be answered until the chip has recovered from the software standby mode.</p> <p>Note that <math>\overline{\text{BACK}}</math> and <math>\overline{\text{BREQO}}</math> goes Hi-Z during software standby.</p> |

Section 7 Data Transfer Controller (DTC) 244 Added.

### 7.9.6 Endian

Section 8 I/O Ports 247 Port 3 amended.

Table 8.1 Port Functions

| Port   | Description  | Bit | Function        |                    |        | Schmitt-Trigger Input <sup>§1</sup> |
|--------|--|-----|-----------------|--------------------|--------|-------------------------------------|
|        |  |     | I/O             | Input              | Output |                                     |
| Port 3 | General I/O port also functioning as PPG outputs and TPU I/Os. | 7   | P37/<br>TIOCB2  | TIOCA2/<br>TCLKD-A | PO15   | All input functions                 |
|        |  | 6   | P36/<br>TIOCA2  | —                  | PO14   | All input functions                 |
|        |  | 5   | P35/<br>TIOCB1  | TIOCA1/<br>TCLKC-A | PO13   | All input functions                 |
|        |  | 4   | P34/<br>TIOCA1  | —                  | PO12   | All input functions                 |
|        |  | 3   | P33/<br>TIOC0D0 | TIOCC0/<br>TCLKB-A | PO11   | All input functions                 |
|        |  | 2   | P32/<br>TIOCC0  | TCLKA-A            | PO10   | All input functions                 |
|        |  | 1   | P31/<br>TIOC0B0 | TIOCA0             | PO9    | All input functions                 |
|        |  | 0   | P30/<br>TIOCA0  | —                  | PO8    | All input functions                 |

Table 8.1 Port Functions

248 Port A amended.




| Port   | Description   | Bit | Function |               |                  |
|--------|---|-----|----------|---------------|------------------|
|        |   |     | I/O      | Input         | Output           |
| Port A | General I/O port also functioning as system clock output and bus control I/Os | 7   | —        | PA7           | B $\phi$         |
|        |   | 6   | PA6      | —             | AS/AH/<br>BS-B   |
|        |   | 5   | —        | —             | RD               |
|        |   | 4   | PA4      | —             | LHWR/LUB         |
|        |   | 3   | —        | —             | LLWR/LLB         |
|        |   | 2   | PA2      | BREQ/<br>WAIT | —                |
|        |   | 1   | PA1      | —             | BACK/<br>(RD/WR) |
|        |   | 0   | PA0      | —             | BREQO/<br>BS-A   |

250 Port F and Port H amended.

| Port   | Description  | Bit | Function         |       |        |
|--------|--|-----|------------------|-------|--------|
|        |  |     | I/O              | Input | Output |
| Port F | General I/O port also functioning as address outputs         | 7   | PF7              | —     | A23    |
|        |  | 6   | PF6              | —     | A22    |
|        |  | 5   | PF5              | —     | A21    |
|        |  | 4   | —                | —     | A20    |
|        |  | 3   | —                | —     | A19    |
|        |  | 2   | —                | —     | A18    |
|        |  | 1   | —                | —     | A17    |
|        |  | 0   | —                | —     | A16    |
| Port H | General I/O port also functioning as bi-directional data bus | 7   | D7 <sup>*2</sup> | —     | —      |
|        |  | 6   | D6 <sup>*2</sup> | —     | —      |
|        |  | 5   | D5 <sup>*2</sup> | —     | —      |
|        |  | 4   | D4 <sup>*2</sup> | —     | —      |
|        |  | 3   | D3 <sup>*2</sup> | —     | —      |
|        |  | 2   | D2 <sup>*2</sup> | —     | —      |
|        |  | 1   | D1 <sup>*2</sup> | —     | —      |
|        |  | 0   | D0 <sup>*2</sup> | —     | —      |

| Item   | Page                           | Revision (See Manual for Details)   |         |        |          |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
|--|--------------------------------|---|---------|--------|----------|--|--|--|-----|-----|-----|----------|------|--------------|-----------|---------|--------|--------|-----|---------------|---|---|---|---|-----|------------|---|---|---|---|-----|-------------|---|---|---|---|----------|------------|---|---|---|---|--------------------------------|---|---|---|---|
| 8.1.4 Input Buffer Control Register (PnICR) (n = 1 to 3, 5, 6, A, B, D to F, H, and I) | 253                            | <p>Description added.</p> <p>When the pin functions as an input for the peripheral modules, the corresponding bits should be set to 1. The initial value should be written to a bit whose corresponding pin is not used as an input or is used as an analog input/output pin.</p> <p>If the bits in ICR have been cleared to 0, the pin state is not reflected to the peripheral modules.</p>   |         |        |          |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| 8.2 Output Buffer Control  | 255                            | <p>Description deleted.</p> <p>If the name of each peripheral module pin is followed by A or B, the pin function can be modified by the port function control register (PFCR). For details, see section 8.3, Port Function Controller.</p> <p>For a pin whose initial value changes according to the activation mode, "Initial value E" indicates the initial value when the LSI is started up in external extended mode (on-chip ROM enabled extended mode) and "Initial value S" indicates the initial value when the LSI is started in single chip mode.</p>   |         |        |          |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| 8.2.3 Port 3<br>P20/PO0/TIOCA3/TIOCB3/TMRI0<br>/SCK0/IRQ8-A:                           | 261                            | <p>Amended.</p> <table border="1"> <thead> <tr> <th colspan="2" rowspan="2">Module</th> <th colspan="4">Setting</th> </tr> <tr> <th>TPU</th> <th>SCI</th> <th>PPG</th> <th>I/O Port</th> </tr> <tr> <th>Name</th> <th>Pin Function</th> <th>TIOCB3_OE</th> <th>SCK0_OE</th> <th>PO0_OE</th> <th>P20DDR</th> </tr> </thead> <tbody> <tr> <td>TPU</td> <td>TIOCB3 output</td> <td>1</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>PPG</td> <td>PO0 output</td> <td>0</td> <td>1</td> <td>—</td> <td>—</td> </tr> <tr> <td>SCI</td> <td>SCK0 output</td> <td>0</td> <td>0</td> <td>1</td> <td>—</td> </tr> <tr> <td rowspan="2">I/O port</td> <td>P20 output</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>P20 input<br/>(initial setting)</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table> | Module  |        | Setting  |  |  |  | TPU | SCI | PPG | I/O Port | Name | Pin Function | TIOCB3_OE | SCK0_OE | PO0_OE | P20DDR | TPU | TIOCB3 output | 1 | — | — | — | PPG | PO0 output | 0 | 1 | — | — | SCI | SCK0 output | 0 | 0 | 1 | — | I/O port | P20 output | 0 | 0 | 0 | 1 | P20 input<br>(initial setting) | 0 | 0 | 0 | 0 |
| Module   |                                | Setting   |         |        |          |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
|  |                                | TPU   | SCI     | PPG    | I/O Port |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| Name   | Pin Function                   | TIOCB3_OE   | SCK0_OE | PO0_OE | P20DDR   |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| TPU  | TIOCB3 output                  | 1   | —       | —      | —        |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| PPG  | PO0 output                     | 0   | 1       | —      | —        |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| SCI  | SCK0 output                    | 0   | 0       | 1      | —        |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| I/O port   | P20 output                     | 0   | 0       | 0      | 1        |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
|  | P20 input<br>(initial setting) | 0   | 0       | 0      | 0        |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| 8.2.6 Port A to 8.2.12 Port I  | 266<br>to<br>274               | Changed.  |         |        |          |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| Table 8.5 Available Output Signals and Settings in Each Port                           | 275<br>to<br>279               | Port A to Port I changed.   |         |        |          |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| 8.3 Port Function Controller   | 280                            | <p>Description deleted.</p> <p>The port function controller controls the I/O ports. To specify each pin input or output, first select the input or output destination and then enable the input or output.</p>  |         |        |          |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |
| 8.3.1 Port Function Control Register 0 (PFCR0)   | 280                            | Bit 0 Initial value amended and Note deleted.   |         |        |          |  |  |  |     |     |     |          |      |              |           |         |        |        |     |               |   |   |   |   |     |            |   |   |   |   |     |             |   |   |   |   |          |            |   |   |   |   |                                |   |   |   |   |


| Item  | Page | Revision (See Manual for Details)   |
|---|------|---|
| 8.3.3 Port Function Control Register 2 (PFCR2)                  | 282  | Deleted.<br>Notes: 2. If an area is specified as a byte control SDRAM space, the pin functions as RD/WR output regardless of the RDWRE bit value. |
| 8.3.5 Port Function Control Register 6 (PFCR6)                  | 264  | Deleted.<br>PFCR6 selects the TPU clock input pin and external input pin for the A/D converter.   |
| 8.4 Usage Notes   | 289  | Changed.  |
| Section 9 16-Bit Timer Pulse Unit (TPU)                         | 367  |   |
| 9.9.8 Conflict between TGR Read and Input Capture               |      |   |
| Figure 9.50 Conflict between TGR Read and Input Capture         |      |   |
| 9.9.11 Conflict between Overflow/Underflow and Counter Clearing | 369  |   |
| Figure 9.53 Conflict between Overflow and Counter Clearing      |      |   |
| Figure 9.54 Conflict between TCNT Write and Overflow            | 369  |   |



Section 10 Programmable Pulse Generator (PPG) 383


10.4.1 Output Timing

Figure 10.3 Timing of Transfer and Output of NDR Contents (Example)



10.4.8 Pulse Output Triggered by Input Capture 392

Figure 10.11 Pulse Output Triggered by Input Capture (Example)



Section 11 8-Bit Timers (TMR) 393


11.1 Features

- Selection of seven clock sources

The counters can be driven by one of six internal clock signals ( $P\phi/2$ ,  $P\phi/18$ ,  $P\phi/32$ ,  $P\phi/164$ ,  $P\phi/1024$ , or  $P\phi/8192$ ) or an external clock input.

Figure 11.1 Block Diagram of 8-Bit Timer Module (Unit 0) 394, 395

Figure 11.2 Block Diagram of 8-Bit Timer Module (Unit 1)



11.5.1 TCNT Count Timing 408

Figure 11.5 Count Timing for Internal Clock Input at Falling Edge

Figure 11.6 Count Timing for External Clock Input at Falling and Rising Edges

| Item  | Page        | Revision (See Manual for Details)  |
|---|-------------|--|
| Section 12 Watchdog Timer (WDT)   | 423         | Description added.   |
| 12.4.1 Watchdog Timer Mode  |             | <p>...The internal reset signal is output for 519 states with P<sub>φ</sub>.</p> <p>When the RSTE bit = 1, an internal reset signal is generated. As this signal resets the system clock control register (SCKCR), the magnification power of P<sub>φ</sub> to the input clock becomes the initial value.</p> <p>When the RSTE bit = 0, no internal reset signal is generated.</p> <p>Therefore, the setting of SCKCR is retained and the magnification power of P<sub>φ</sub> to the input clock does not change.</p> |
| Section 13 Serial Communication Interface (SCI)   | 450,<br>451 | 2 MHz to 7.3728 MHz deleted and 35 MHz added.  |
| 13.3.9 Bit Rate Register (BRR)  |             |  |
| Table 13.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)                 |             |  |
| Table 13.4 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode)                  | 452         | 2 MHz to 7.3728 MHz deleted and 35 MHz added.  |
| Table 13.5 Maximum Bit Rate with External Clock Input (Asynchronous Mode)                     | 452         | 2 MHz to 7.3728 MHz deleted and 35 MHz added.  |
| Table 13.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)                      | 453,<br>454 | 2 MHz and 4 MHz deleted and 35 MHz added.  |
| Table 13.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)              | 455         | 2 MHz, 4 MHz, and 6 MHz deleted and 35 MHz added.  |
| Table 13.8 BRR Settings for Various Bit Rates (Smart Card Interface Mode, n = 0, S = 372)     | 455         | 35 MHz added.  |
| Table 13.9 Maximum Bit Rate for Each Operating Frequency (Smart Card Interface Mode, S = 372) | 455         | 35 MHz added.  |
| 13.3.10 Serial Extended Mode Register (SEMR)  | 457         | <p>Bit 2 to Bit 0</p> <p>Asynchronous Mode Clock Source Select (valid when <b>CKE1</b> = 1 in asynchronous mode)</p>   |
| 13.7.6 Data Transmission (Except in Block Transfer Mode)                                      | 485         | <p>3. If no error signal is returned from the receiving end, the ERS bit in SSR is not set to 1.</p> <p>4. In this case, one frame of data is determined to have been transmitted including re-transfer, and the TEND bit in SSR is set to 1. Here, a TXI interrupt request is generated if the TIE bit in SCR is set to 1. Writing transmit data to TDR starts transmission of the next data.</p>   |


**Item**

**Page Revision (See Manual for Details)**

**13.7.6 Data Transmission (Except in Block Transfer Mode)**

486

Figure 13.26 Data Re-Transfer Operation in SCI Transmission Mode



**13.7.7 Serial Data Reception (Except in Block Transfer Mode)**

488

3. If no parity error is detected, the PER bit in SSR is not set to 1.
4. In this case, data is determined to have been received successfully, and the RDRF bit in SSR is set to 1. Here, an RXI interrupt request is generated if the RIE bit in SCR is set to 1.

**Section 14 A/D Converter**

499

Amended.

**14.1 Features**

- Conversion time: 7.4 μs per channel (at 35-MHz operation)

**14.3.3 A/D Control Register (ADCR)**

505


Bit 7 and Bit 6 amended.

11: A/D conversion start by the  $\overline{\text{ADTRG0}}$  pin is enabled\*

**14.4.2 Scan Mode**

508

Figure 14.3 Example of A/D Conversion (Scan Mode, Three Channels (AN0 to AN2) Selected)



**14.4.4 External Trigger Input Timing**

510

Amended.

A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set to B'11 in ADCR, an external trigger is input from the  $\overline{\text{ADTRG0}}$  pin. A/D conversion starts when the ADST bit in ADCSR is set to 1 on the falling edge of the  $\overline{\text{ADTRG0}}$  pin.

**Figure 14.5 External Trigger Input Timing**


Amended.

$\overline{\text{ADTRG0}}$

Section 17 Clock Pulse Generator 525 Added.

The clock pulse generator consists of an oscillator, PLL (Phase Locked Loop) circuit, divider, and selector circuit. Figure 17.1 shows a block diagram of the clock pulse generator.

Figure 17.1 Block Diagram of Clock Pulse Generator 525



17.2.2 External Clock Input 529 Amended.

An external clock signal can be input as shown in the examples in figure 17.4. If the XTAL pin is left open, make sure that parasitic capacitance is no more than 10 pF.

17.5.1 Notes on Clock Pulse Generator 531 Deleted.

- Figure 17.5 shows the clock modification timing. After a value is written to SCKCR, this LSI waits for the current bus cycle to complete. After the current bus cycle completes, each clock frequency will be modified within one cycle (worst case) of the external input clock  $\phi$ .

Figure 17.5 Clock Modification Timing 531 Deleted.

External clock  $\phi$

Section 18 Power-Down Modes 534 Added.

### 18.1 Features

Table 18.1 Operating States

|                          | Operating State | Sleep Mode        | All-Module-Clock-Stop Mode |
|--------------------------|-----------------|-------------------|----------------------------|
| Oscillator               | Functions       | Functions         | Functions                  |
| CPU                      | Functions       | Halted (retained) | Halted (retained)          |
| Watchdog timer           | Functions       | Functions         | Functions                  |
| 8-bit timer              | Functions       | Functions         | Functions* <sup>4</sup>    |
| Other peripheral modules | Functions       | Functions         | Halted* <sup>1</sup>       |
| I/O port                 | Functions       | Functions         | Retained                   |

| Item  | Page | Revision (See Manual for Details)  |
|---|------|--|
| 18.2.3 Module Stop Control Register C (MSTPCRC) | 541  | Amended.<br>When bits MSTPC <sub>2</sub> to MSTPC <sub>0</sub> are set to 1, the corresponding on-chip RAM stops. Do not set the corresponding MSTPC <sub>2</sub> to MSTPC <sub>0</sub> bits to 1 while accessing on-chip RAM. |
| Section 19 List of Registers                    | 553  | The number of Access Cycles indicates the number of states based on the specified reference clock. For details, see section 6.12.1, Access to Internal Address Space.  |

| Register Abbreviation | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | Module |
|-----------------------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|--------|
| TCR_4                 | —              | CCLR1          | CCLR0          | CKEG1          | CKEG0          | TPSC2          | TPSC1         | TPSC0         | TPU_4  |
| TMDR_4                | —              | —              | —              | —              | —              | MD2            | MD1           | MD0           |        |
| TIOR_4                | IOB3           | IOB2           | IOB1           | IOB0           | IOA3           | IOA2           | IOA1          | IOA0          |        |
| TIER_4                | TTGE           | —              | TCIEU          | TCIEV          | —              | —              | TGIEB         | TGIEA         |        |
| TSR_4                 | TCFD           | —              | TCFU           | TCFV           | —              | —              | TGFB          | TGFA          |        |
| -----                 |                |                |                |                |                |                |               |               |        |
| TCR_5                 | —              | CCLR1          | CCLR0          | CKEG1          | CKEG0          | TPSC2          | TPSC1         | TPSC0         | TPU_5  |
| TMDR_5                | —              | —              | —              | —              | —              | MD2            | MD1           | MD0           |        |
| TIOR_5                | IOB3           | IOB2           | IOB1           | IOB0           | IOA3           | IOA2           | IOA1          | IOA0          |        |
| TIER_5                | TTGE           | —              | TCIEU          | TCIEV          | —              | —              | TGIEB         | TGIEA         |        |
| TSR_5                 | TCFD           | —              | TCFU           | TCFV           | —              | —              | TGFB          | TGFA          |        |

| Register Abbreviation | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | Module |
|-----------------------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|--------|
| TCR_1                 | —              | CCLR1          | CCLR0          | CKEG1          | CKEG0          | TPSC2          | TPSC1         | TPSC0         | TPU_1  |
| TMDR_1                | —              | —              | —              | —              | MD3            | MD2            | MD1           | MD0           |        |
| TIOR_1                | IOB3           | IOB2           | IOB1           | IOB0           | IOA3           | IOA2           | IOA1          | IOA0          |        |
| TIER_1                | TTGE           | —              | TCIEU          | TCIEV          | —              | —              | TGIEB         | TGIEA         |        |
| TSR_1                 | TCFD           | —              | TCFU           | TGFV           | TGFD           | —              | TGFB          | TGFA          |        |
| -----                 |                |                |                |                |                |                |               |               |        |
| TCR_2                 | —              | CCLR1          | CCLR0          | CKEG1          | CKEG0          | TPSC2          | TPSC1         | TPSC0         | TPU_2  |
| TMDR_2                | —              | —              | —              | —              | —              | MD2            | MD1           | MD0           |        |
| TIOR_2                | IOB3           | IOB2           | IOB1           | IOB0           | IOA3           | IOA2           | IOA1          | IOA0          |        |
| TIER_2                | TTGE           | —              | TCIEU          | TCIEV          | —              | —              | TGIEB         | TGIEA         |        |
| TSR_2                 | TCFD           | —              | TCFU           | TCFV           | —              | —              | TGFB          | TGFA          |        |

19.3 Register States in Each Operating Mode

573 Amended.

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|--------|
| SEMR_2                | Initialized | —     | —           | —                     | —                | Initialized      | SCI_2  |
| SMR_4                 | Initialized | —     | —           | —                     | —                | Initialized      | SCI_4  |
| BRR_4                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| SCR_4                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| TDR_4                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |        |
| SSR_4                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |        |
| RDR_4                 | Initialized | —     | Initialized | Initialized           | Initialized      | Initialized      |        |
| SCMR_4                | Initialized | —     | —           | —                     | —                | Initialized      |        |

575 Amended.

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|--------|
| SMR_2                 | Initialized | —     | —           | —                     | —                | Initialized      | SCI_2  |
| BRR_2                 | Initialized | —     | —           | —                     | —                | Initialized      |        |
| SMR_0                 | Initialized | —     | —           | —                     | —                | Initialized      | SCI_0  |
| BRR_0                 | Initialized | —     | —           | —                     | —                | Initialized      |        |

576 Amended.

| Register Abbreviation | Reset       | Sleep | Module Stop | All-Module-Clock-Stop | Software Standby | Hardware Standby | Module |
|-----------------------|-------------|-------|-------------|-----------------------|------------------|------------------|--------|
| SMR_1                 | Initialized | —     | —           | —                     | —                | Initialized      | SCI_1  |
| BRR_1                 | Initialized | —     | —           | —                     | —                | Initialized      |        |

Appendix

A. Port States in Each Pin State

Table A.1 Port States in Each Pin State

607 Changed.

to

609

# Index

|  |          |  |          |
|--|----------|--|----------|
| 0-output/1-output .....                  | 333      | Big endian .....                                     | 153      |
| 16-Bit access space .....                | 160      | Bit manipulation instructions .....                  | 46       |
| 16-bit counter mode .....                | 411      | Bit rate .....                                       | 449      |
| 16-bit timer pulse unit (TPU) .....      | 291      | Block diagram .....                                  | 2        |
| 8-Bit access space .....                 | 159      | Block transfer instructions .....                    | 42       |
| 8-bit timers (TMR) .....                 | 393      | Block transfer mode .....                            | 233      |
| A/D conversion accuracy .....            | 511      | Branch instructions .....                            | 49       |
| A/D converter .....                      | 499      | Buffer operation .....                               | 337      |
| Absolute accuracy .....                  | 511      | Burst ROM interface .....                            | 154, 180 |
| Absolute address .....                   | 55       | Bus arbitration .....                                | 207      |
| Address error .....                      | 78       | Bus configuration .....                              | 143      |
| Address map .....                        | 70       | Bus controller (BSC) .....                           | 119      |
| Address register .....                   | 27       | Bus cycle division .....                             | 227      |
| Address/data multiplexed I/O interface . | 154,     | Bus width .....                                      | 153      |
| 184                                      |          | Bus-released state .....                             | 60       |
| Addressing modes .....                   | 52       | Byte control SRAM interface .....                    | 154, 174 |
| Advanced mode .....                      | 22       | Carry (C) .....                                      | 28       |
| All-module-clock-stop mode .....         | 534, 550 | Cascaded operation .....                             | 340      |
| Area 0 .....                             | 155      | Chain transfer .....                                 | 234      |
| Area 1 .....                             | 156      | Chip select signals .....                            | 151      |
| Area 2 .....                             | 156      | Clock pulse generator .....                          | 525      |
| Area 3 .....                             | 157      | Clock synchronization cycle (T <sub>sy</sub> ) ..... | 144      |
| Area 4 .....                             | 157      | Clocked synchronous mode .....                       | 473      |
| Area 5 .....                             | 157      | Compare match A .....                                | 409      |
| Area 6 .....                             | 158      | Compare match B .....                                | 410      |
| Area 7 .....                             | 159      | Compare match count mode .....                       | 412      |
| Area division .....                      | 150      | Compare match signal .....                           | 409      |
| Arithmetic operation instructions .....  | 43       | Condition field .....                                | 51       |
| Asynchronous mode .....                  | 458      | Counter operation .....                              | 330      |
| AT-cut parallel-resonance type .....     | 528      | CPU .....  | 17       |
| Available output signal                  |          | CPU operating modes .....                            | 19       |
| and settings in each port .....          | 275      | CPU priority control function                        |          |
| Average transfer rate generator .....    | 429      | over DTC .....                                       | 114      |
| B $\phi$ clock output control .....      | 550      | Crystal resonator .....                              | 528      |
| Basic bus interface .....                | 153, 162 | D/A converter .....                                  | 517      |
| Basic instruction formats .....          | 51       | Data direction register .....                        | 251      |
|  |          | Data register .....                                  | 27, 252  |
|  |          | Data transfer controller (DTC) .....                 | 211      |

|   |          |   |          |
|---|----------|---|----------|
| Data transfer instructions.....                                       | 41       | Input Capture Function .....                          | 334      |
| Direct convention .....   | 481      | Instruction fetch .....                               | 25       |
| Double-buffered structure.....  | 458      | Instruction set.....                                  | 34       |
| DTC vector address .....  | 222      | Instructions and addressing modes .....               | 36       |
| DTC vector address offset .....                                       | 222      | Internal interrupts.....                              | 101      |
| Effective address .....   | 58       | Internal peripheral bus .....                         | 143      |
| Effective address extension .....                                     | 51       | Internal system bus .....                             | 143      |
| Endian and data alignment .....                                       | 159      | Interrupt .....                                       | 80       |
| Endian format .....   | 153      | Interrupt control mode 0 .....                        | 106      |
| Error signal .....  | 481      | Interrupt control mode 2 .....                        | 108      |
| Exception handling .....  | 71       | Interrupt controller.....                             | 85       |
| Exception handling vector table .....                                 | 72       | Interrupt exception handling sequence ...             | 110      |
| Exception-handling state .....  | 60       | Interrupt exception handling<br>vector table.....     | 102      |
| Extended memory indirect.....   | 57       | Interrupt mask bit (I).....                           | 28       |
| Extension of chip select ( $\overline{CS}$ ) assertion<br>period..... | 172      | Interrupt response times.....                         | 111      |
| External access bus.....  | 143      | Interrupt sources .....                               | 100      |
| External bus .....  | 147      | Interrupt sources and vector address offsets<br>..... | 102      |
| External bus clock (B $\phi$ ).....                                   | 144, 525 | Interval timer .....                                  | 424      |
| External bus interface .....  | 152      | Interval timer mode.....                              | 424      |
| External clock .....  | 529      | Inverse convention.....                               | 482      |
| External interrupts .....   | 100      | IRQn interrupts .....                                 | 100      |
| Free-running count operation .....                                    | 331      | Little endian .....                                   | 153      |
| Frequency divider .....   | 525, 530 | Logic operation instructions .....                    | 45       |
| Full address mode.....  | 221      | Mark state .....                                      | 458, 493 |
| Full-scale error.....   | 511      | Maximum mode.....                                     | 23       |
| General register data formats.....                                    | 32       | MCU operating modes.....                              | 63       |
| Half-carry (H).....   | 28       | Memory data formats.....                              | 33       |
| Hardware standby mode .....   | 534, 548 | Memory indirect .....                                 | 57       |
| I/O ports.....  | 245      | Memory map.....                                       | 25       |
| ID code .....   | 468      | Middle mode.....                                      | 21       |
| Idle cycle .....  | 193      | Mode 4 .....  | 68       |
| Illegal instruction .....   | 81, 82   | Mode 5 .....  | 68       |
| Immediate .....   | 56       | Mode pin .....  | 63       |
| Index register .....  | 27       | Module stop mode .....                                | 549      |
| Index register indirect with displacement.                            | 53       | Multi-clock mode.....                                 | 542      |
| Initial register values .....   | 31       | Multiprocessor bit.....                               | 468      |
| Input buffer control register.....                                    | 253      | Multiprocessor communication function                 | 468      |
|   |          | Negative (N) .....                                    | 28       |

|   |          |   |                    |
|---|----------|---|--------------------|
| NMI interrupt.....                          | 100      | Read strobe ( $\overline{RD}$ ) timing..... | 171                |
| Nonlinearity error .....                    | 511      | Register addresses.....                     | 554                |
| Non-overlapping pulse output .....          | 385      | Register Bits.....                          | 562                |
| Normal mode.....                            | 19       | Register configuration in each port.....    | 251                |
| Normal transfer mode.....                   | 230      | Register direct.....                        | 53                 |
| Number of access cycles.....                | 154      | Register field.....                         | 51                 |
|   |          | Register indirect.....                      | 53                 |
| Offset error .....                          | 511      | Register indirect with displacement.....    | 53                 |
| On-chip baud rate generator .....           | 461      | Register indirect with post-decrement ..... | 54                 |
| Open-drain control register.....            | 255      | Register indirect with post-increment ..... | 54                 |
| Operation field.....                        | 51       | Register indirect with pre-decrement.....   | 54                 |
| Operation with cascaded connection .....    | 411      | Register indirect with pre-increment.....   | 54                 |
| Oscillator .....                            | 528      | Registers                                   |                    |
| Output buffer control.....                  | 255      | ABWCR.....                                  | 123, 555, 564, 572 |
| Output trigger .....                        | 384      | ADCR.....                                   | 505, 559, 568, 576 |
| Overflow.....                               | 411, 423 | ADCSR.....                                  | 503, 559, 568, 576 |
| Overflow (V).....                           | 28       | ADDR.....                                   | 502, 559, 568, 576 |
|   |          | ASTCR.....                                  | 124, 555, 564, 572 |
| Package.....                                | 1        | BCR1 .....                                  | 135, 555, 564, 572 |
| Parity bit .....                            | 458      | BCR2 .....                                  | 137, 556, 564, 572 |
| Periodic count operation.....               | 331      | BROMCR .....                                | 140, 556, 564, 573 |
| Peripheral module clock (P $\phi$ ) .....   | 144, 525 | BRR .....                                   | 449, 559, 567, 575 |
| Phase counting mode .....                   | 347      | CCR .....                                   | 28                 |
| Pin assignments .....                       | 3        | CPUPCR.....                                 | 89, 557, 566, 574  |
| Pin configuration in each operating mode .. | 4        | CRA .....                                   | 217                |
| Pin functions .....                         | 8        | CRB .....                                   | 217                |
| PLL circuit.....                            | 525, 530 | CSACR .....                                 | 131, 555, 564, 572 |
| Port function controller.....               | 280      | DACR01 .....                                | 519, 558, 567, 575 |
| Port register.....                          | 252      | DADR0.....                                  | 518, 558, 567, 575 |
| Power-down modes .....                      | 533      | DADR1.....                                  | 518, 558, 567, 575 |
| Processing states .....                     | 60       | DAR.....                                    | 216                |
| Program execution state.....                | 60       | DDR.....                                    | 251, 554, 562, 571 |
| Program stop state .....                    | 60       | DR.....                                     | 252, 554, 562, 571 |
| Program-counter relative .....              | 56       | DTCCR.....                                  | 219, 557, 566, 574 |
| Program-Counter Relative with index         |          | DT CER .....                                | 218, 557, 566, 574 |
| register.....                               | 56       | DTCVBR.....                                 | 220, 555, 563, 572 |
| Programmable pulse generator (PPG) ....     | 371      | ENDIANCR.....                               | 138, 556, 564, 572 |
| Pull-up MOS control register.....           | 254      | EXR .....                                   | 30                 |
| PWM modes .....                             | 342      | General registers .....                     | 27                 |
|   |          | ICR.....                                    | 253, 554, 562, 571 |
| Quantization error.....                     | 511      | IDLCR .....                                 | 133, 555, 564, 572 |
| RAM.....                                    | 523      | IER.....                                    | 92, 557, 566, 574  |
|   |          | INTCR .....                                 | 88, 557, 566, 574  |

|              |                         |  |   |
|--------------|-------------------------|--|---|
| IPR.....     | 90, 555, 563, 572       | SRAMCR.....                                | 139, 556, 564, 573                              |
| ISCRH.....   | 94, 555, 563, 572       | SSIER.....                                 | 99, 555, 563, 572                               |
| ISCR.L.....  | 94, 555, 563, 572       | SSR.....                                   | 441, 559, 567, 576                              |
| ISR.....     | 98, 557, 566, 574       | SYSCR.....                                 | 66, 556, 564, 573                               |
| MAC.....     | 31                      | TCCR.....                                  | 401, 560, 568, 577                              |
| MDCR.....    | 64, 556, 564, 573       | TCNT.....                                  | 327, 398, 420, 559,<br>..... 568, 576           |
| MPXCR.....   | 142, 556, 564, 573      | TCORA.....                                 | 398, 560, 568, 576                              |
| MRA.....     | 214                     | TCORB.....                                 | 399, 560, 568, 576                              |
| MRB.....     | 215                     | TCR.....                                   | 298, 399, 559, 560,<br>..... 568, 569, 576, 577 |
| MSTPCRA..... | 538, 556, 564, 573      | TCSR.....                                  | 403, 420, 559, 576                              |
| MSTPCRB..... | 538, 556, 564, 573      | TDR.....                                   | 433, 559, 567, 576                              |
| MSTPCRC..... | 541, 556, 564, 573      | TGR.....                                   | 327, 560, 569, 577                              |
| NDERH.....   | 373, 558, 567, 575      | TIER.....                                  | 322, 560, 569, 577                              |
| NDERL.....   | 373, 558, 567, 575      | TIOR.....                                  | 304, 560, 569, 577                              |
| NDRH.....    | 376, 558, 567, 575      | TMDR.....                                  | 303, 560, 569, 577                              |
| NDRL.....    | 376, 559, 567, 575      | TSR.....                                   | 324, 433, 560, 569, 577                         |
| ODR.....     | 255, 555, 563, 572      | TSTR.....                                  | 328, 560, 569, 577                              |
| PC.....      | 28                      | TSYR.....                                  | 329, 560, 569, 577                              |
| PCR.....     | 254, 379, 558, 567, 575 | VBR.....                                   | 30  |
| PFCR0.....   | 280, 555, 563, 572      | WTCRA.....                                 | 125, 555, 564, 572                              |
| PFCR1.....   | 281, 555, 563, 572      | WTCRB.....                                 | 125, 555, 564, 572                              |
| PFCR2.....   | 282, 555, 563, 572      | Repeat transfer mode.....                  | 231   |
| PFCR4.....   | 283, 555, 563, 572      | Reset.....                                 | 74  |
| PFCR6.....   | 284, 555, 563, 572      | Reset state.....                           | 60  |
| PFCR9.....   | 285, 555, 563, 572      | Resolution.....                            | 511   |
| PFCRB.....   | 286                     | Sample-and-hold circuit.....               | 509   |
| PFCRC.....   | 287, 555, 563, 572      | Scan mode.....                             | 507   |
| PMR.....     | 380, 558, 567, 575      | Serial communication interface (SCI).....  | 429   |
| PODRH.....   | 375, 558, 567, 575      | Shift operation instructions.....          | 46  |
| PODR.L.....  | 375, 558, 567, 575      | Short address mode.....                    | 221   |
| PORT.....    | 252, 557, 566, 574      | Single mode.....                           | 506   |
| RDNCR.....   | 130, 555, 564, 572      | Sleep mode.....                            | 534, 543  |
| RDR.....     | 433, 559, 567, 576      | Smart card interface.....                  | 480   |
| RSR.....     | 433                     | Software standby mode.....                 | 534, 544  |
| RSTCSR.....  | 422, 559, 568, 576      | Space state.....                           | 458   |
| SAR.....     | 216                     | Stack pointer (SP).....                    | 27  |
| SBR.....     | 30                      | Stack status after exception handling..... | 83  |
| SBYCR.....   | 536, 556, 564, 573      | Start bit.....                             | 458   |
| SCKCR.....   | 526, 556, 564, 573      | State transitions.....                     | 61  |
| SCMR.....    | 448, 559, 567, 576      | Stop bit.....                              | 458   |
| SCR.....     | 437, 559, 567, 576      |  |   |
| SEMR.....    | 456, 556, 564, 573      |  |   |
| SMR.....     | 434, 559, 567, 575      |  |   |

|  |          |   |     |
|--|----------|---|-----|
| Strobe assert/negate timing.....                     | 155      | Vector table address.....                                 | 72  |
| Synchronous clearing.....                            | 335      | Vector table address offset.....                          | 72  |
| Synchronous operation.....                           | 335      | Wait control.....   | 169 |
| Synchronous presetting.....                          | 335      | Watchdog timer (WDT).....                                 | 419 |
| System clock (I $\phi$ ).....                        | 144, 525 | Watchdog timer mode.....                                  | 423 |
| System control instructions.....                     | 50       | Waveform output by compare match.....                     | 332 |
| Toggle output.....                                   | 333      | Write data buffer function.....                           | 205 |
| Trace exception handling.....                        | 77       | Write data buffer function for external data<br>bus.....  | 205 |
| Transfer information.....                            | 221      | Write data buffer function for peripheral<br>modules..... | 206 |
| Transfer information read skip function .            | 229      | Zero (Z).....   | 28  |
| Transfer information writeback skip<br>function..... | 230      |   |     |
| Transmit/receive data.....                           | 458      |   |     |
| Trap instruction exception handling .....            | 81       |   |     |
| User bit (UI, U).....                                | 28       |   |     |



---

**Renesas 32-Bit CISC Microcomputer  
Hardware Manual  
H8SX/1650 Group**

Publication Date: 1st Edition, Jun, 2003

Rev.2.00, Sep 01, 2004

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Technical Documentation & Information Department

Renesas Kodaira Semiconductor Co., Ltd.

**Renesas Technology Corp.** Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

---



**RENESAS SALES OFFICES**

---

<http://www.renesas.com>

**Renesas Technology America, Inc.**  
450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited.**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom  
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

**Renesas Technology Europe GmbH**  
Dornacher Str. 3, D-85622 Feldkirchen, Germany  
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

**Renesas Technology Hong Kong Ltd.**  
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2375-6836

**Renesas Technology Taiwan Co., Ltd.**  
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

**Renesas Technology (Shanghai) Co., Ltd.**  
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China  
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

**Renesas Technology Singapore Pte. Ltd.**  
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001



# H8SX/1650 Group Hardware Manual



Renesas Technology Corp.

2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan