

# 16-Mbit (1 M $\times$ 16 / 2 M $\times$ 8) Static RAM

#### **Features**

■ TSOP I package configurable as 1 M × 16 or 2 M × 8 SRAM

Very high speed: 45 nsTemperature ranges

☐ Industrial: -40 °C to +85 °C ☐ Automotive-A: -40 °C to +85 °C

■ Wide voltage range: 2.20 V to 3.60 V

■ Ultra-low standby power

Typical standby current: 1.5 μA
 Maximum standby current: 12 μA

■ Ultra-low active power

□ Typical active current: 2.2 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  Features

■ Automatic power-down when deselected

■ CMOS for optimum speed and power

■ Offered in Pb-free 48-ball VFBGA and 48-pin TSOP I packages


# **Functional Description**

The CY62167EV30 is a high performance CMOS static RAM organized as 1M words by 16 bits or 2M words by 8 bits. This

device features an advanced circuit design that provides an ultra low active current. Ultra low active current is ideal for providing More Battery Life  $^{\rm TM}$  (MoBL  $^{\rm ®}$ ) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption by 99 percent when addresses are not toggling. Place the device into standby mode when deselected ( $\overline{CE_1}$  HIGH or  $\overline{CE_2}$  LOW or both BHE and BLE are HIGH). The input and output pins (I/O0 through I/O15) are placed in a high impedance state when: the device is deselected ( $\overline{CE_1}$  HIGH or  $\overline{CE_2}$  LOW), outputs are disabled ( $\overline{DE_1}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ , BLE HIGH), or a write operation is in progress ( $\overline{CE_1}$  LOW,  $\overline{CE_2}$  HIGH and  $\overline{WE}$  LOW).

To write to the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> <u>HIGH</u>) and Write Enable ( $\overline{\text{WE}}$ ) input LOW. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from the I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

To read from the device, take <u>Chip Enables ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH) <u>and Output Enable ( $\overline{OE}$ ) LOW <u>while</u> forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified <u>by the address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See Truth Table on page 12 for a complete description of read and write modes.</u></u></u>



Cypress Semiconductor Corporation
Document Number: 38-05446 Rev. \*M

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised August 23, 2013





## Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	13
Ordering Code Definitions	
Package Diagrams	
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	19
Cypress Developer Community	
Technical Support	



# **Pin Configuration**

Figure 1. 48-ball VFBGA pinout (Top View) [1, 2]





Figure 2. 48-pin TSOP I pinout (Top View) [2, 3]



### **Product Portfolio**

							Р	ower Di	ssipatio	n	
Product	Range				Speed	0	Operating I <sub>CC</sub> (mA)				oy I <sub>SB2</sub>
Floudet	Kange				(ns)	f = 1	f = 1 MHz		f = f <sub>max</sub>		(μ <b>A</b> )
		Min	Typ <sup>[4]</sup>	Max		Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max
CY62167EV30LL	Industrial / Automotive-A	2.2	3.0	3.6	45	2.2	4.0	25	30	1.5	12

- Ball H6 for the VFBGA package can be used to upgrade to a 32M density.
- 2. NC pins are not connected on the die.
- 3. The BYTE pin in the 48-pin TSOP I package has to be tied to V<sub>CC</sub> to use the device as a 1 M x 16 SRAM. The 48-pin TSOP I package can also be used as a 2 M x 8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 2 M x 8 configuration, Pin 45 is A20, while BHE, BLE and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to + 150 °C Ambient temperature with power applied ......-55 °C to + 125 °C Supply voltage to ground potential .....-0.3 V to 3.9 V (V<sub>CC(max)</sub> + 0.3 V) DC voltage applied to outputs in High Z state  $^{[5,\;6]}......-0.3$  V to 3.9 V (V $_{\rm CC(max)}$  + 0.3 V)

DC input voltage $^{[5,  6]}$ $-0.3$ V to $3.9$ V ( $V_{CC(max)}$ + $0.3$	(V
Output current into outputs (LOW)20	mΑ
Static discharge voltage (MIL-STD-883, Method 3015)>200	1 V
Latch-up current>200	mΑ

## **Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub> [7]	
CY62167EV30LL	Industrial / Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V	

#### **Electrical Characteristics**

Over the Operating Range

Doromotor	Description	Toot Co	anditions	45 ns (Industrial/Automotive-A)			
Parameter	Description				Typ <sup>[8]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	$2.2 \le V_{CC} \le 2.7$	$I_{OH} = -0.1 \text{ mA}$	2.0	-	_	V
		$2.7 \le V_{CC} \le 3.6$	$I_{OH} = -1.0 \text{ mA}$	2.4	-	_	V
V <sub>OL</sub>	Output LOW voltage	$2.2 \le V_{CC} \le 2.7$	$I_{OL} = 0.1 \text{ mA}$	_	-	0.4	V
		$2.7 \le V_{CC} \le 3.6$	I <sub>OL</sub> = 2.1 mA	_	-	0.4	V
$V_{IH}$	Input HIGH voltage	$2.2 \le V_{CC} \le 2.7$		1.8	_	$V_{CC} + 0.3 V$	V
		$2.7 \le V_{CC} \le 3.6$		2.2	-	V <sub>CC</sub> + 0.3 V	V
$V_{IL}$	Input LOW voltage	$2.2 \le V_{CC} \le 2.7$		-0.3	_	0.6	V
		$2.7 \le V_{CC} \le 3.6$	For VFBGA package	-0.3	_	0.8	V
			For TSOP I package	-0.3	_	0.7 <sup>[9]</sup>	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	_	+1	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ , (	Output disabled	-1	-	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	-	25	30	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mÀ CMOS levels	-	2.2	4.0	mA
I <sub>SB1</sub> <sup>[10]</sup>	Automatic power down current—CMOS inputs	$CE_1 \ge V_{CC} - 0.2 \text{ V}$ or (BHE and BLE) : $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ , $f = f_{max}$ (address and $f = 0$ (OE, and WE)	≥ V <sub>CC</sub> − 0.2 V, V <sub>IN</sub> ≤ 0.2 V, nd data only),	-	1.5	12	μА
I <sub>SB2</sub> <sup>[10]</sup>	Automatic power down current—CMOS inputs	$\begin{tabular}{ c c c c c }\hline \hline $CE1$ & $V_{CC}$ & $-0.2V$\\\hline (BHE and BLE) & $>V$\\\hline $V_{IN}$ & $V_{CC}$ & $-0.2V$\\\hline $f=0$, $V_{CC}$ & $V_{CC(max)}$\\\hline \end{tabular}$	or CE2 $\leq$ 0.2 V or $V_{CC} - 0.2$ V, or $V_{IN} \leq$ 0.2 V,	-	1.5	12	μА

- N<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Under DC conditions the device meets a V<sub>IL</sub> of 0.8 V. However, in dynamic conditions Input LOW Voltage applied to the device must not be higher than 0.7 V. This is applicable to TSOP I package only.

<sup>10.</sup> Chip enables ( $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ ), byte enables ( $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$ ) and  $\overline{\text{BYTE}}$  must be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating.



# Capacitance


Parameter [11]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## **Thermal Resistance**

Parameter [11]	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	55	60	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		16	4.3	°C/W

# **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms



Parameters	2.2 V to 2.7 V	2.7 V to 3.6 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Note

<sup>11.</sup> Tested initially and after any design or process changes that may affect these parameters.




## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditi	Min	<b>Typ</b> [12]	Max	Unit		
$V_{DR}$	V <sub>CC</sub> for data retention				1.5	_	_	V
I <sub>CCDR</sub> <sup>[13]</sup>	Data retention current	$\begin{split} &\frac{V_{CC}}{CE_1} = 1.5 \text{ V to } 3.0 \text{ V,} \\ &\frac{CE_1}{E} V_{CC} - 0.2 \text{ V or } CE_2 \leq 0.2 \text{ V or} \\ &(\text{BHE and BLE}) \geq V_{CC} - 0.2 \text{ V,} \\ &V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V} \end{split}$	Industrial	48-pin TSOP I	_	_	8	μА
		$V_{CC} = 1.5 \text{ V}, \overline{CE}_{1} \ge V_{CC} - 0.2 \text{ V or}$ $CE_{2} \le 0.2 \text{ V or}$	Industrial	Other packages	_	_	10	μА
		(BHE and BLE) $\geq$ V <sub>CC</sub> - 0.2 V, V <sub>IN</sub> $\geq$ V <sub>CC</sub> - 0.2 V or V <sub>IN</sub> $\leq$ 0.2 V	Automotive-A	All packages	-	_	10	μА
t <sub>CDR</sub> <sup>[14]</sup>	Chip deselect to data retention time				0	_	_	_
t <sub>R</sub> <sup>[15]</sup>	Operation recovery time				45	_	_	ns

## **Data Retention Waveform**





<sup>12.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

13. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

14. Tested initially and after any design or process changes that may affect these parameters.

<sup>15.</sup> Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

16. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



# **Switching Characteristics**

Parameter [17, 18]	Description	45 ns (In Autom	dustrial / otive-A)	Unit		
	·	Min	Max			
READ CYCLE						
t <sub>RC</sub>	Read cycle time	45	_	ns		
t <sub>AA</sub>	Address to data valid	-	45	ns		
t <sub>OHA</sub>	Data hold from address change	10	_	ns		
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	-	45	ns		
t <sub>DOE</sub>	OE LOW to data valid	-	22	ns		
t <sub>LZOE</sub>	OE LOW to Low Z [19]	5	_	ns		
t <sub>HZOE</sub>	OE HIGH to High Z [19, 20]	-	18	ns		
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z [19]	10	-	ns		
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z [19, 20]	_	18	ns		
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up	0	_	ns		
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down	_	45	ns		
t <sub>DBE</sub>	BLE / BHE LOW to data valid	_	45	ns		
t <sub>LZBE</sub>	BLE / BHE LOW to Low Z [19]	10	_	ns		
t <sub>HZBE</sub>	BLE / BHE HIGH to High Z [19, 20]	_	18	ns		
WRITE CYCLE <sup>[21</sup>			•			
t <sub>WC</sub>	Write cycle time	45	_	ns		
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	-	ns		
t <sub>AW</sub>	Address setup to write end	35	-	ns		
t <sub>HA</sub>	Address hold from write end	0	_	ns		
t <sub>SA</sub>	Address setup to write start	0	_	ns		
t <sub>PWE</sub>	WE pulse width	35	_	ns		
t <sub>BW</sub>	BLE / BHE LOW to write end	35	_	ns		
t <sub>SD</sub>	Data setup to write end	25	_	ns		
t <sub>HD</sub>	Data hold from write end	0	_	ns		
t <sub>HZWE</sub>	WE LOW to High Z <sup>[19, 20]</sup>	-	18	ns		
t <sub>LZWE</sub>	WE HIGH to Low Z [19]	10	_	ns		

<sup>17.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to

V<sub>CC(typ)</sub>, and output loading of the specified lo<sub>L</sub>/l<sub>OH</sub> as shown in Figure 3 on page 5.
 18. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in

<sup>19.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device. 20. t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.

<sup>21.</sup> The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.



# **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [22, 23]





Figure 6. Read Cycle No. 2 (OE Controlled) [23, 24]



<sup>22.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ .


<sup>23.</sup>  $\overline{\text{WE}}$  is HIGH for read cycle.

<sup>24.</sup> Address valid before or similar to  $\overline{\text{CE}}_1$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  transition LOW and  $\overline{\text{CE}}_2$  transition HIGH.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)  $^{[25,\,26,\,27]}$ 




<sup>25.</sup> The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 26. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

<sup>27.</sup> If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state.

<sup>28.</sup> During this period the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)



<sup>29.</sup> The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

30. If CE<sub>1</sub> goes HIGH and CE<sub>2</sub> goes LOW simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.


<sup>31.</sup> During this period the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE controlled, OE LOW) [32] - t<sub>WC</sub> **ADDRESS** t<sub>SCE</sub> CE<sub>1</sub>  $CE_2$  $t_{BW}$ BHE/BLE  $t_{\text{AW}}$  $t_{HA}$  $t_{\text{PWE}}$ WE  $t_{\text{HD}}$  $t_{SD}$ DATA I/O NÔTE 33 DATA IN VALID  $t_{\mathsf{LZWE}}$ 

Figure 10. Write Cycle No. 4 (BHE/BLE controlled, OE LOW) [32]



<sup>32.</sup> If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high impedance state. 33. During this period the I/Os are in output state. Do not apply input signals.



# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[34]</sup>	Χ	Χ	X <sup>[34]</sup>	X <sup>[34]</sup>	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[34]</sup>	L	Χ	Χ	X <sup>[34]</sup>	X <sup>[34]</sup>	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[34]</sup>	X <sup>[34]</sup>	Χ	Χ	Н	Ι	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Η	Ш	L	┙	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Η	I	L	Н	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Η	Н	Ш	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Η	L	Ш	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Χ	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> -I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O <sub>0</sub> -I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

Note


34. The 'X' (Don't care) state for the chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62167EV30LL-45BVI	51-85150	48-ball VFBGA (6 x 8 x 1 mm), Package Code: BV48	Industrial
	CY62167EV30LL-45BVXI	51-85150	48-ball VFBGA (6 x 8 x 1 mm) (Pb-free), Package Code: BZ48	
	CY62167EV30LL-45ZXI	51-85183	48-pin TSOP I (Pb-free)	1
	CY62167EV30LL-45BVXA	51-85150	48-ball VFBGA (6 x 8 x 1 mm) (Pb-free), Package Code: BZ48	Automotive-A
	CY62167EV30LL-45ZXA	51-85183	48-pin TSOP I (Pb-free)	


## **Ordering Code Definitions**






# **Package Diagrams**

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48 (Non Pb-free) / BZ48 (Pb-free) Package Outline, 51-85150





NOTE:


PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



# Package Diagrams (continued)

Figure 12. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline, 51-85183



51-85183 \*C



# Acronyms

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
ŌĒ	output enable		
SRAM	static random access memory		
TSOP	thin small outline package		
VFBGA	very fine-pitch ball grid array		
WE	write enable		

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	202600	AJU	01/23/2004	New data sheet.
*A	463674	NXR	See ECN	Changed status from Advance Information to Preliminary Removed 'L' bin and 35 ns speed bin from product offering Modified Data sheet to include x8 configurability. Changed ball E3 in FBGA pinout from DNU to NC Changed the I <sub>SB2</sub> (Typ) value from 1.3 μA to 1.5 μA Changed the I <sub>CC(Max)</sub> value from 40 mA to 25 mA Changed Vcc stabilization time in footnote #9 from 100 μs to 200 μs Changed the AC Test Load Capacitance value from 50 pF to 30 pF Corrected typo in Data Retention Characteristics (tR) from 100 μs to tRC ns Changed to Hace, t <sub>LZOE</sub> , t <sub>LZBE</sub> , and t <sub>LZWE</sub> from 6 ns to 10 ns Changed t <sub>LZOE</sub> from 3 ns to 5 ns.  Changed t <sub>HZOE</sub> , t <sub>HZCE</sub> , t <sub>HZBE</sub> , and t <sub>HZWE</sub> from 15 ns to 18 ns Changed t <sub>SCE</sub> , t <sub>AW</sub> , and t <sub>BW</sub> from 40 ns to 35 ns Changed t <sub>SD</sub> from 20 ns to 25 ns Updated 48-ball FBGA Package Information. Updated the Ordering Information table
*B	469169	NSI	See ECN	Minor Change: Moved to external web
*C	1130323	VKN	See ECN	Changed status from Preliminary to Final. Changed $I_{CC}$ max spec from 2.8 mA to 4.0 mA for f = 1MHz Changed $I_{CC}$ typ spec from 22 mA to 25 mA for f = $f_{max}$ Changed $I_{CC}$ max spec from 25 mA to 30 mA for f = $f_{max}$ Added $V_{IL}$ spec for TSOP I package and footnote# 9 Added footnote# 10 related to $I_{SB2}$ and $I_{CCDR}$ Changed $I_{SB1}$ and $I_{SB2}$ spec from 8.5 $\mu$ A to 12 $\mu$ A Changed $I_{CCDR}$ spec from 8 $\mu$ A to 10 $\mu$ A Added footnote# 15 related to AC timing parameters
*D	1323984	VKN / AESA	See ECN	Modified I <sub>CCDR</sub> spec for TSOP I package Added 48-ball VFBGA (6 x 7 x 1mm) package Added footnote# 1 related to VFBGA (6 x 7 x 1mm) package Updated Ordering Information table
*E	2678799	VKN / PYRS	03/25/2009	Added Automotive-A information
*F	2720234	VKN / AESA	06/17/2009	Included -45BVXA part in the Ordering information table
*G	2880574	VKN	02/18/2010	Modified I <sub>CCDR</sub> spec from 8 μA to 10 μA for Auto-A grade. Added Contents. Updated all package diagrams. Updated links in Sales, Solutions, and Legal Information.
*H	2934396	VKN	06/03/10	Added footnote #25 related to chip enable. Updated template.
*	3006301	RAME	08/12/2010	Included BHE and BLE in I <sub>SB1</sub> , I <sub>SB2</sub> , and I <sub>CCDR</sub> test conditions to reflect Be power down feature. Removed 48-ball VFBGA (6 × 7 × 1 mm) package related information. Added Acronyms and Ordering code definition. Format updates to match template.



# **Document History Page** (continued)

	Document Title: CY62167EV30 MoBL <sup>®</sup> , 16-Mbit (1 M × 16 / 2 M × 8) Static RAM Document Number: 38-05446				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*J	3295175	RAME	06/29/2011	Updated Package Diagrams. Added Document Conventions. Removed reference to AN1064 SRAM system guidelines. Added I <sub>SB1</sub> to footnotes 10 and 13. Added byte enables to footnote 34 and referenced to Truth table.	
*K	3411301	TAVA	10/17/2011	Updated Switching Waveforms. Updated Package Diagrams. Updated in new template.	
*L	3667939	TAVA	07/09/2012	Updated Ordering Information (No change in part numbers, updated details in Package Type column only). Updated Package Diagrams (Spec 51-85150 (Updated figure caption only, no change in revision)).	
*M	4102969	VINI	08/23/2013	Updated Switching Characteristics: Updated Note 18.  Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H.  Updated in new template.	
				Updated in new template.  Completing Sunset Review.	



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

## PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05446 Rev. \*M