# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas E<mark>lect</mark>ronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# M52342FP

# PLL-Split VIF/SIF IC

REJ03F0165-0201 Rev.2.01 Jan 25, 2008

### **Description**

The M52342FP is IF signal-processing IC for VCRs and TVs. It enables the PLL detection system despite size as small as that of conventional quasi-synchronous VIF/SIF detector, IF/RF AGC, SIF limiter, FM detector, QIF AGC and EQ AMP.

#### **Features**

- Video detection output is 2 V<sub>P-P</sub>. It has built-in EQ AMP.
- The package is a 24-pin flat package, suitable for space saving.
- The video detector uses PLL for full synchronous detection circuit. It produces excellent characteristics of DG, DP, 920 kHz beat, and cross color.
- Dynamic AGC realizes high-speed response with only single filter.
- Video IF and sound IF signal processing are separated from each other. VCO output is used to obtain intercarrier. This PLL-SPLIT method and built-in QIF AGC provide good sound sensitivity and reduces buzz.
- As AFT output voltage uses the APC output voltage, VCO coil is not used.
- Audio FM demodulation uses PLL system, so it has wide frequency range with no external parts and no adjustment.

# **Application**

TV sets, VCR tuners

# **Recommended Operating Condition**

• In case of V<sub>CC</sub> and Vreg. OUT short


— Supply voltage range: 4.75 to 5.25 V

— Recommended supply voltage: 5.0 V


• Incase of Vreg. OUT open

— Supply voltage range: 8.5 to 12.5 V

# **Block Diagram**



# **Pin Arrangement**



# **Absolute Maximum Ratings**

(Ta = 25°C, surge protection capacitance 200 pF resistance 0  $\Omega$ , unless otherwise noted)

Item	Symbol	Ratings	Unit	Condition
Supply voltage1	V <sub>CC</sub>	13.2	V	V <sub>CC</sub> and Vreg. OUT is not connected to each other.
Supply voltage Vreg. OUT	Vreg. OUT	6.0	V	V <sub>CC</sub> and Vreg. OUT is not connected to each other.
Power dissipation	Pd	1524	mW	
Operating temperature	Topr	-20 to +75	°C	
Storage temperature	Tstg	-40 to +150	°C	
Surge voltage resistance	Surge	200	V	

# **Ambient Operating Condition**

(Ta = 25°C, unless otherwise noted)

Supply Voltage	Supply Voltage Range	Recommended Supply Voltage			
In case of V <sub>CC</sub> and Vreg. OUT short	4.75 to 5.25 V	5.0 V			
In case of Vreg. OUT open	8.5 to 12.5 V				

### **Electrical Characteristics**

 $(V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}, \text{ unless otherwise noted})$ 

											T	est Co	onditions
		Te st					Limits				Extern ver Su		Switches set to position 1
Item	Sym bol	Ci rc uit	Test Point	Input Point	Input SG	Min.	Тур.	Max.	Unit	V7	V8	V12	unless otherwise indicated
VIF section													
Circuit current1 V <sub>CC</sub> = 5 V	I <sub>CC1</sub>	1	A	VIF IN	SG1	33	46	59	mA			5	V <sub>CC</sub> = 5 V SW17 = 1, SW14 = 2
Circuit current2 V <sub>CC</sub> = 12 V	I <sub>CC2</sub>	1	A	VIF IN	SG1	33	46	59	mA			5	V <sub>CC</sub> = 12 V SW14 = SW17 = 2
Vreg voltage	V <sub>CC2</sub>	1	TP17	_	_	4.60	4.95	5.30	V			5	V <sub>CC</sub> = 12 V SW7 = 2
Video output DC voltage	V18	1	TP18A	_	_	3.2	3.5	3.8	V		0		SW8 = 2
Video output voltage	V <sub>O</sub> det	1	TP18A	VIF IN	SG1	1.8	2.1	2.4	V <sub>P-P</sub>				
Video S/N	Video S/N	1	TP18B	VIF IN	SG2	51	56	_	dB				SW18 = 2
Video band width	BW	1	TP18A	VIF IN	SG3	7.0	9.0	_	MHz		Va ria bl e		SW8 = 2
Input sensitivity	VIN MIN	1	TP18A	VIF IN	SG4	_	48	52	dBμ				

 $(V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}, \text{ unless otherwise noted})$ 

								( • cc		. <u>-</u> e			onditions
		Те								E	xterr		Switches set to
		st					Limits					upply	position 1
		Ci	_	_	_								unless
Item	Sym bol	rc uit	Test Point	Input Point	Input SG	Min.	Тур.	Max.	Unit	V7	V8	V12	otherwise indicated
Maximum	VIN	1	TP18A	VIF IN	SG5	101	1 <b>ур.</b> 105	IVIAX.	dBμ	V /	VO	VIZ	mulcateu
allowable	MAX	'	IFIOA	VIFIN	363	101	105		иБμ				
input	Win Ox												
AGC	GR	<b> </b>	_	_	_	50	57	_	dB				
control													
range													
input		ļ .											
IF AGC	V8	1	TP8	VIF IN	SG6	2.9	3.2	3.5	V				
voltage	1/011	1	TDO			4.0	4.4		V				
Maximum IF AGC	V8H	1	TP8	_	_	4.0	4.4	_	V				
voltage													
Minimum	V8L	1	TP8	VIF IN	SG7	2.2	2.4	2.6	V				
IF AGC													
voltage										9			
Maximum	V3H	1	TP3	VIF IN	SG6	4.2	4.7	_	V				
RF AGC						8.0	8.9	_					(V <sub>CC</sub> = 9 V)
voltage						11.0	11.9						(V <sub>CC</sub> = 12 V)
Minimum	V3L	1	TP3	VIF IN	SG7		0.1	0.5	V				
RF AGC							0.2	0.7					(V <sub>CC</sub> = 9 V)
voltage						-	0.2	0.7					(V <sub>CC</sub> = 12 V)
RF AGC	V3	1	TP3	VIF IN	SG8	89	92	95	dΒμ				
operation voltage							þ						
Capture	CL-U	1	TP18A	VIF IN	SG9	1.0	1.7		MHz				
range U		'	11 10/1	VII 114	003	1.0	1.7		IVIIIZ				
Capture	CL-L	1	TP18A	VIF IN	SG9	1.8	2.4	_	MHz				
range L													
Capture	CL-T	1	-	7	_	3.1	4.1	_	MHz				
range T													
AFT		1	TP2	VIF IN	SG10	20	30	60	mV/			3.3	
sensitivity	) (OL I	4	TDO	) (IE IN	0040	0.05	4.45		kHz			0.0	
AFT maximum	V2H	1	TP2	VIF IN	SG10	3.85	4.15	_	V			3.3	()/ ())
voltage						7.7	8.1 11.1						$(V_{CC} = 9 V)$ $(V_{CC} = 12 V)$
AFT	V2L	1	TP2	VIF IN	SG10	10.7 —	0.7	1.2	V			3.3	(VCC = 12 V)
minimum	VZL	'	172	VIFIN	3010		0.7	1.2	·			3.3	(V <sub>CC</sub> = 9 V)
voltage							0.7	1.2	-				$(V_{CC} = 9 V)$ $(V_{CC} = 12 V)$
AFT	AFT	1	TP2	VIF IN	SG10	2.2	2.5	2.8	V			1.6	(ACC - 15 A)
defeat1	def1	'	112	VII IIN		4.1	4.5	4.9	·			5	(V <sub>CC</sub> = 9 V)
						5.5	6.0	6.5	1				$(V_{CC} = 3 V)$ $(V_{CC} = 12 V)$
AFT	AFT	1	TP2	VIF IN	SG10	2.2	2.5	2.8	V	<u> </u>		4.6	(100 12 4)
defeat2	def2		··· <b>-</b>			4.1	4.5	4.9	•			•	(V <sub>CC</sub> = 9 V)
						5.5	6.0	6.5					$(V_{CC} = 3 V)$
Inter	IM	1	TP18A	VIF IN	SG11	35	40	_	dB		Va		SW8 = 2
modulation											ria		
											bl		
											е		

 $(V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}, \text{ unless otherwise noted})$ 

								( - cc	,, =				onditions
		Те								F	Exterr		Switches set to
		st					Limits					upply	position 1
		Ci											unless
	Sym	rc	Test	Input	Input		_						otherwise
Item	bol	uit	Point	Point	SG	Min.	Тур.	Max.	Unit	V7	V8	V12	indicated
Differential	DG	1	TP18A	VIF IN	SG12	_	2	5	%				
gain	DD	_	TP18A	VIF IN	0040		0	-	-1				
Differential phase	DP	1	IP18A	VIFIN	SG12		2	5	deg				
Sync. tip	V18	1	TP18A	VIF IN	SG2	0.85	1.15	1.45	V				
level	SYNC	•	11 10/1	V <b>.</b>	002	0.00	1.10	1.10	•				
VIF input	RINV	2	TP4	_	_	_	1.2	_	kΩ				
resister													
VIF input	CINV	2	TP4	_	_	_	5	_	pF				
capacitanc													
е													
SIF section	T	ı	Г	Т	1	Г	ı	Г		<b>W</b>	1	1	
QIF	QIF1	1	TP13	VIF IN	SG2	94	100	106	dΒμ	. //	۵		
output1	0.50			QIF IN	SG13					4			
QIF	QIF2	1	TP13	VIF IN QIF IN	SG2 SG14	94	100	106	dBμ				
output2 SIF	\/	4	TP13	VIF IN		94	100	106	dD	0		5	SW7 = 2
detection	Vos	1	11713	VIFIN	SG15	94	100	106	dΒμ	U		5	SVV7 = 2
output							- 6						
AF output	V1	1	TP10	SIF IN	SG20	1.6	2.2	2.8	V			5	
DC													
voltage						4							
AF output	VOAF	1	TP10	SIF IN	SG16	400	560	800	mVr			5	
(4.5 MHz)	1								ms				
AF output	VOAF	1	TP10	SIF IN	SG21	320	450	630	mVr			0	
(5.5 MHz)	2		TD40	OIE IN	0040		0.0	0.0	ms			_	
AF output distortion	THD AF1	1	TP10	SIF IN	SG16	_	0.2	0.9	%			5	
(4.5 MHz)													
AF output	THD	1	TP10	SIF IN	SG21	_	0.2	0.9	%			0	
distortion	AF2								, ,				
(5.5 MHz)		1											
Limiting	LIM1	1	TP10	SIF IN	SG17	_	42	55	dΒμ			5	
sensitivity					SG19								
(4.5 MHz)													
Limiting	LIM2	1	TP10	SIF IN	SG22	_	42	55	dΒμ			0	
sensitivity (5.5 MHz)					SG24								
AM	AMR1	1	TP10	SIF IN	SG18	55	62		dB			5	
rejection	CIVILLI	'	11 10	OII IIN	0010	33	02		uD				
(4.5 MHz)													
AM	AMR2	1	TP10	SIF IN	SG23	55	64	_	dB			0	
rejection													
(5.5 MHz)													
AF S/N	AF	1	TP10	SIF IN	SG20	55	62	-	dB			5	
(4.5 MHz)	S/N1				_								
AF S/N	AF O/NO	1	TP10	SIF IN	SG25	55	64	_	dB			0	
(5.5 MHz)	S/N2												

 $(V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}, \text{ unless otherwise noted})$ 

											T	est Co	onditions
		Te st					Limits				Extern	al upply	Switches set to
		Ci					Lillins			POV	ver su	appiy	position 1 unless
Item	Sym bol	rc uit	Test Point	Input Point	Input SG	Min.	Тур.	Max.	Unit	V7	V8	V12	otherwise indicated
SIF input resistance	RINS	2	TP7	_	_	_	1.5	_	kΩ				
SIF input capacitanc e	CINS	2	TP7	_	_	_	4	_	pF				
Control sect	ion			•		•	•	•					
QIF control	C <sub>QIF</sub>	1	TP7	_	_	_	0.7	1.0	V	Va ria bl e			SW7 = 2

# Pin 14 Voltage Control

P	Pin 14 Voltage (V)	AF	AFT
0 to 2.3	0 to 0.6	PAL	NORMAL
	1.0 to 2.3		DEFEAT
2.7 to 5.0	2.7 to 4.0	NTSC	NORMAL
	4.4 to 5.0		DEFEAT

# **Electrical Characteristics Test Method**


### Video S/N

Input SG2 into VIF IN and measure the video out (Pin 22) noise in r.m.s at TP22B through a 5 MHz (-3 dB) L.P.F.

$$S/N = 20 \log \left( \frac{0.7 \bullet Vo det}{NOISE} \right) (dB)$$

### **BW Video Band Width**

- 1. Measure the 1 MHz component level of EQ output TP22A with a spectrum analyzer when SG3 (f2 = 57.75 MHz) is input into VIF IN. At that time, measure the voltage at TP10 with SW10, set to position 2, and then fix V10 at that voltage.
- 2. Reduce f2 and measure the value of (f2 f0) when the (f2 f0) component level reaches -3 dB from the 1 MHz component level as shown below.



### **VIN MIN Input Sensitivity**

Input SG4 (Vi = 90 dB $\mu$ ) into VIF IN, and then gradually reduce Vi and measure the input level when the 20 kHz component of EQ output TP22A reaches –3 dB from  $V_{O}$  det level.

### **VIN MAX Maximum Allowable Input**


- 1. Input SG5 (Vi = 90 dB $\mu$ ) into VIF IN, and measure the level of the 20 kHz component of EQ output.
- 2. Gradually increase the Vi of SG and measure the input level when the output reaches -3 dB.

### **GR AGC Control Range**

GR = VIN MAX - VIN MIN (dB)

### **V3 RF AGC Operating Voltage**

Input SG8 into VIF IN, and gradually reduce Vi and then measure the input level when RF AGC output TP3 reaches  $1/2~V_{CC}$ , as shown below.



### **CL-U Capture Range**

- 1. Increase the frequency of SG9 until the VCO is out of locked-oscillation.
- 2. Decrease the frequency of SG9 and measure the frequency fU when the VCO locks.

$$CL-U = fU - 58.75 (MHz)$$

### **CL-L Capture Range**

- 1. Decrease the frequency of SG9 until the VCO is out of locked-oscillation.
- 2. Increase the frequency of SG9 and measure the frequency fL when the VCO locks.


$$CL-L = 58.75 - fL (MHz)$$

### **CL-T Capture Range**

$$CL-T = CL-U + CL-L (MHz)$$

### μAFT Sensitivity, V<sub>2H</sub> Maximum AFT Voltage, V<sub>2L</sub> Minimum AFT Voltage

- 1. Input SG10 into VIF IN, and set the frequency of SG10 so that the voltage of AFT output TP2 is 3 V. This frequency is named f (3).
- 2. Set the frequency of SG10 so that the AFT output voltage is 2 V. This frequency is named f (2).
- 3. In the graph, maximum and minimum DC voltage are V<sub>2H</sub> and V<sub>2L</sub>, respectively.




#### **IM** Intermodulation

- 1. Input SG11 into VIF IN, and measure EQ output TP22A with an oscilloscope.
- 2. Adjust AGC filter voltage V10 so that the minimum DC level of the output waveform is 1.0 V.
- 3. At this time, measure, TP22A with a spectrum analyzer.

  The intermodulation is defined as a difference between 920 kHz and 3.58 MHz frequency components.

### LIM Limiting Sensitivity

- 1. Input SG17 (SG22) into SIF input, and measure the 400 Hz component level of AF output TP12.
- 2. Input SG19 (SG24) into SIF input, and measure the 400 Hz component level of AF output TP12.
- 3. The input limiting sensitivity is defined as the input level when a difference between each 400 Hz components of audio output (TP12) is 30 dB, as shown below.



# **AMR AM Rejection**

- 1. Input SG18 (SG23) into SIF input, and measure the output level of AF output TP12. This level is named VAM.
- 2. AMR is;

$$AMR = 20 \log \left( \frac{VoAF (mVrms)}{VAM (mVrms)} \right) (dB)$$

# AF S/N

- 1. Input SG19 (SG24) into SIF input, and measure the output noise level of AF output TP1. This level is named VN.
- 2. S/N is;

$$S/N = 20 \log \left( \frac{VoAF (mVrms)}{VN (mVrms)} \right) (dB)$$

### **C<sub>QIF</sub> QIF Control**

Lower the voltage of V9, and measure the voltage of V9 when DC voltage of TP15 begins to change.

# The Note in The System Setup

M52342FP has 2 power supply pins of  $V_{CC}$  (pin 16, 17) and Vreg. OUT (pin 20, 21) .  $V_{CC}$  is for AFT output, RF AGC output circuits and 5 V regulated power circuit and Vreg. OUT is for the other circuit blocks.

In case M52342FP is used together with other ICs like VIF operating at more than 5 V, the same supply voltage as that of connected ICs is applied to  $V_{CC}$  and Vreg. OUT is opened. The other circuit blocks, connected to Vreg. OUT are powered by internal 5 V regulated power supply.

In case the connecting ICs are operated at 5 V, 5 V is supplied to both V<sub>CC</sub> and Vreg. OUT.


# **Logic Table**

		AF	AFT
10 k "H"	20 k "H"	NTSC	DEFEAT
	20 k "L"		NORMAL
10 k "L"	20 k "H"	PAL	DEFEAT
	20 k "L"		NORMAL


# **Input Signal**

SG No.	Signals (50 Ω Termination)
1	$f_0 = 58.75 \text{ MHz } \text{AM } 20 \text{ kHz } 77.8\% 90 \text{ dB}\mu$
2	$f_0 = 58.75 \text{ MHz } 90 \text{ dB}_{\mu} \text{ CW}$
3	$f_1 = 58.75 \text{ MHz } 90 \text{ dB}_{\mu} \text{ CW (Mixed signal)}$
	f <sub>2</sub> = Frequency variable 70 dBμ CW (Mixed signal)
4	f <sub>0</sub> = 58.75 MHz AM 20 kHz 77.8% level variable
5	f <sub>0</sub> = 58.75 MHz AM 20 kHz 14.0% level variable
6	$f_0 = 58.75 \text{ MHz } 80 \text{ dB}_{\mu} \text{ CW}$
7	$f_0 = 58.75 \text{ MHz } 110 \text{ dB}_{\mu} \text{ CW}$
8	f <sub>0</sub> = 58.75 MHz CW level variable
9	f <sub>0</sub> = variable AM 20 kHz 77.8% 90dBμ
10	$f_0 = variable 90dB\mu CW$
11	f <sub>1</sub> = 58.75 MHz 90 dBμ CW (Mixed signal)
	$f_2 = 55.17 \text{ MHz } 80 \text{ dB}_{\mu} \text{ CW (Mixed signal)}$
	$f_3 = 54.25 \text{ MHz } 80 \text{ dB}_{\mu} \text{ CW (Mixed signal)}$
12	f <sub>0</sub> = 58.75 MHz 87.5%
	TV modulation ten-step waveform
	Sync tip level 90 dBμ
13	$f_1 = 54.25 \text{ MHz } 95 \text{ dB}_{\mu} \text{ CW}$
14	$f_1 = 54.25 \text{ MHz } 75 \text{ dB}_{\mu} \text{ CW}$
15	f <sub>1</sub> = 58.75 MHz 90 dBμ CW (Mixed signal)
	$f_2 = 54.25 \text{ MHz}$ 70 dB $\mu$ CW (Mixed signal)
16	$f_0 = 4.5 \text{ MHz } 90 \text{ dB}_{\mu} \text{ FM } 400 \text{ Hz} \pm 25 \text{ kHz dev}$
17	f <sub>0</sub> = 4.5 MHz FM 400 Hz ± 25 kHz dev level variable
18	$f_0 = 4.5 \text{ MHz } 90 \text{ dB}_{\mu} \text{ AM } 400 \text{ Hz } 30\%$
19	$f_0 = 4.5 \text{ MHz } 90 \text{dB}\mu \text{ CW}$
20	f <sub>0</sub> = 4.5 MHz CW level variable
21	$f_0 = 5.5 \text{ MHz } 90 \text{dB}_{\mu} \text{ FM } 400 \text{ Hz} \pm 50 \text{ kHz dev}$
22	$f_0 = 5.5 \text{ MHz}$ FM 400 Hz $\pm 50$ kHz dev level variable
23	$f_0 = 5.5 \text{ MHz} \ 90 \text{ dB}_{\mu} \ \text{AM} \ 400 \text{ Hz} \ 30\%$
24	$f_0 = 5.5  MHz  90dB\mu  CW$
25	f <sub>0</sub> = 5.5 MHz CW level variable

# **Typical Characteristics**




# Typical Application Example (for 38.9 MHz Split)




# **Pin Description**

### Pin 1 (RF AGC DELAY)



An applied voltage to the pin 1 is for changing a RF AGC delay point.


### Pin 2 (AFT OUT)




Since an AFT output is provided by a high impedance source, the detection sensitivity can be set by an external resistor.

The muting operation will be on in following two cases;

- 1) the APC is out of locking,
- the video output becomes small enough in a weak electric field.




### Pin 3 (RF AGC OUT)




A current mode output is available in the reverse AGC operation.

The fluctuation of a bottom voltage is made small by loading higher impedance for a deep saturation.




Note: Connecting a nonpolarity capacitor of 1  $\mu$ F between pin1 and pin3 improves AGC operating speed. In that case, the capacitors between pin1/pin3 and ground should be removed.

### Pin 4, Pin 5 (VIF IN)




It should be designed considering careful impedance matching with the SAW filter.

### Pin 6, Pin 7, Pin 8 (GND)



They are all groung pins.


# Pin 9 (QIF DET IN)




The input impedance is 1.5 k $\Omega$ .

In the intercarrier system application, the intercarrier output is available in pin 15 by connecting pin 9 to ground.


### Pin 10 (IF AGC FILTER)



In spite of the 1-pin filter configuration, 2-pin filter characteristics are available by utilizing the dynamic AGC circuit.



### Pin 11 (NFB)




The FM detector can respond to several kinds of SIF signals without an adjustment and external components by adopting the PLL technique.

It also is in compliance with the multi-SIF by selecting an appropriate deemphasis and audio output amplifier using the pin 14 switch.


The capacitor between pin 11 and 12, which fixes the deemphasis characteristics, can be determined considering the combination of an equivalent resistance of the IC and this capacitor itself.

### Pin 12 (AUDIO OUT)




In the 4.5 MHz application, the internal voltage gain is increased by 6-dB in comparison with the other applications and then the signals are delivered through an emitter follower.

# Pin 13 (LIMITER IN)



The input impedance is 8 k $\Omega$ .

### Pin 14 (AFT SW/NPSW)




It works as a switch by connecting the resistor to 5 V (High) or GND (Low), alternately.

				Pin 14
10k	20k	AF AMP	AFT	Applied Voltage
Н	Н	4.5 MHz	Defeat	4.4 to 5.0 V
Н	L	4.5 MHz	Normal	2.7 to 4.0 V
▶ L	Н	Other	Defeat	1.0 to 2.3 V
L	L	Other	Normal	0 to 0.6 V


The terminal voltage is set by the external resistors because of an open base input.

### Pin 15 (QIF OUT)



In both the split and intercarrier system, the carrier signal to SIF provided from pin 15 through an emitter follower.


# Pin 16, Pin 17 (V<sub>cc</sub>)



The recommended supply voltage is 5 V or 9 to 12 V. In the case of 5 V supply, these pins should be tied to pin 20 and pin 21.

In the case of 9 to 12 V supply, a regulated output of 5 V are available in pin 20 and pin 21.

### Pin 18, Pin 19 (VCO COIL)



Connecting a tuning coil and capacitor to these pins enables an oscillation.

The tuning capacitor of about 30 pF is recommended.


The oscillation frequency is tuned in f0.

In the actual adjustment, the coil is tuned so that the AFT

voltage is reached to V<sub>CC</sub>/2 with f0 as an input. The printed pattern around these pins should be designed carefully to prevent an pull-in error of VCO, caused by the laekage interference from the large signal level oscillator to adjacent pins.


The interconnection also should be designed as short as possible.

### Pin 20, Pin 21 (Vreg. OUT)




It is a regulated 5 V output which has current drive capability of approximately 15 mA.

### Pin 22 (VIDEO OUT)




Internal driving current: 3 mA

An output amplitude is positive 2 V<sub>P-P</sub> in the case of 87.5% video modulation.




### Pin 23 (APC FILTER)




In the locked state, the cut-off frequency of the filter is adjusted effectively by an external resistor so that it will be in the range of around 30 to 200 kHz.

In case the cut-off frequency is lower, the pull-in speed becomes slow. On the other hand, a higher cut-off frequency widen the pull-in range and band width, which results in a degradation in the S/N ratio. So, in the actual TV system design, the appropriate constant should be chosen for getting desirable performance considering above conditions.



In the application, an offset between AFT center frequency and VCO free-running frequency, can be improved by connecting a 220 k $\Omega$  resistor to V<sub>CC</sub> supply (pin 21).




A buzz noise also decreases by connecting a capacitor from pin 23 to  $V_{CC}$  (pin 21) or GND. This effect utilizes the signal interference on the printed circuit board. So, the determination that which connection is effective, to  $V_{CC}$  or GND, is done by a cut and try method.

The capacitor of less than 680 pF, which depends on Q of VCO coil, is recommended to prevent an APC pull-in range from narrowing.


Taking it into consideration in the actual TV set design.

### Pin 24 (EQ F/B)




Both the external coil and capacitor determine the frequency response of EQ output.

The series connected resistor is for damping.




In the intercarrier system, the following phenomenon should be considered; a strong equalization (EQ) enlarge the sound carrier output from pin 22, because the EQ is applied before an audio trap. In that case, the next two solutions are recommended;

decrease in S level of SAW, avoiding to peak a sound carrier in EQ.



Circuit Diagram of EQ Amp.

# **Package Dimensions**



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application critical expensions of the purpose of any other military use. When exporting the products or technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to the date this document, including the suitability of the such and the procedure of the date this document, and the procedure of the proce



### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

### Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510