

SCAN90CP02 1.5 Gbps 2x2 LVDS Crosspoint Switch with Pre-Emphasis and IEEE 1149.6

Check for Samples: SCAN90CP02

FEATURES

- 1.5 Gbps per Channel
- Low Power: 70 mA in Dual Repeater Mode @1.5 Gbps
- Low Output Jitter
- Configurable 0/25/50/100% Pre-Emphasis Drives Lossy Backplanes and Cables
- Non-Blocking Architecture Allows 1:2 Splitter,
 2:1 Mux, Crossover, and Dual Buffer
 Configurations
- Flow-Through Pinout
- LVDS/BLVDS/CML/LVPECL Inputs, LVDS Outputs
- IEEE 1149.1 and 1149.6 Compliant
- Single 3.3V Supply
- Separate Control of Inputs and Outputs Allows for Power Savings
- Industrial -40 to +85°C Temperature Range
- 28-Lead UQFN Package, or 32-Lead LQFP Package

DESCRIPTION

The SCAN90CP02 is a 1.5 Gbps 2 x 2 LVDS crosspoint switch. High speed data paths and flow-through pinout minimize internal device jitter, while configurable 0/25/50/100% pre-emphasis overcomes external ISI jitter effects of lossy backplanes and cables. The differential inputs interface to LVDS and Bus LVDS signals such as those on Tl's 10-, 16-, and 18- bit Bus LVDS SerDes, as well as CML and LVPECL. The SCAN90CP02 can also be used with ASICs and FPGAs. The non-blocking crosspoint architecture is pin-configurable as a 1:2 clock or data splitter, 2:1 redundancy mux, crossover function, or dual buffer for signal booster and stub hider applications.

Integrated IEEE 1149.1 (JTAG) and 1149.6 circuitry supports testability of both single-ended LVTTL/CMOS and differential LVDS PCB interconnect. The 3.3V supply, CMOS process, and LVDS I/O ensure high performance at low power over the entire industrial -40 to +85°C temperature range.

Block Diagram




Figure 1. SCAN90CP02 Block Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



PIN DESCRIPTIONS

| Pin Name | UQFN Pin Number | LQFP Pin Number | I/O, Type | Description |
|-----------------|--------------------------|-----------------------------|---------------|--|
| DIFFEREN | TIAL INPU | гѕ соммо | N TO ALL MUXE | S |
| IN0+ IN0- | 9 10 | 9 10 | I, LVDS | Inverting and non-inverting differential inputs. LVDS, Bus LVDS, CML, or LVPECL compatible. |
| IN1+ IN1- | 12 13 | 13 14 | I, LVDS | Inverting and non-inverting differential inputs. LVDS, Bus LVDS, CML, or LVPECL compatible. |
| SWITCHED | DIFFERE | NTIAL OUT | PUTS | |
| OUT0+ OUT0- | 27 26 | 32 31 | O, LVDS | Inverting and non-inverting differential outputs. OUT0± can be connected to any one pair IN0±, or IN1±. LVDS compatible (1). |
| OUT1+ OUT1- | 24 23 | 28 27 | O, LVDS | Inverting and non-inverting differential outputs. OUT1± can be connected to any one pair IN0±, or IN1±. LVDS compatible ⁽¹⁾ . |
| DIGITAL C | ONTROL IN | NTERFACE | | |
| SEL0, SEL1 | 6 5 | 7 6 | I, LVTTL | Select Control Inputs |
| ENO, EN1 | 7 15 | 8 17 | I, LVTTL | Output Enable Inputs |
| PEM00, PEM01 | 4 3 | 4 3 | I, LVTTL | Channel 0 Output Pre-emphasis Control Inputs |
| PEM10, PEM11 | 2 1 | 2 1 | I, LVTTL | Channel 1 Output Pre-emphasis Control Inputs |
| TDI | 19 | 22 | I, LVTTL | Test Data Input to support IEEE 1149.1 features |
| TDO | 20 | 23 | O, LVTTL | Test Data Output to support IEEE 1149.1 features |
| TMS | 18 | 21 | I, LVTTL | Test Mode Select to support IEEE 1149.1 features |
| TCK | 17 | 19 | I, LVTTL | Test Clock to support IEEE 1149.1 features |
| TRST | 21 | 24 | I, LVTTL | Test Reset to support IEEE 1149.1 features |
| N/C | 8, 28 | | | Not Connected |
| POWER | | | | |
| V _{DD} | 11, 14, 16, 22, 25 | 12, 16, 18, 25, 29 | I, Power | V_{DD} = 3.3V ±0.3V. At least 4 low ESR 0.01 μF bypass capacitors should be connected from V_{DD} to GND plane. |
| GND | See ⁽²⁾ | 5, 11, 15, 20, 26, 30 | | Ground reference to LVDS and CMOS circuitry. For the UQFN package, the DAP is used as the primary GND connection to the device. The DAP is the exposed metal contact at the bottom of the UQFN-28 package. It should be connected to the ground plane with at least 4 vias for optimal AC and thermal performance. |


⁽¹⁾ The LVDS outputs do not support a multidrop (BLVDS) environment. The LVDS output characteristics of the SCAN90CP02 device have been optimized for point-to-point backplane and cable applications.

Note that for the UQFN package GND is not an actual pin on the package, the GND is connected thru the DAP on the back side of the

UQFN package.



Connection Diagrams






Figure 2. UQFN Top View DAP = GND

Figure 3. LQFP Top View

CONFIGURATION SELECT TRUTH TABLE⁽¹⁾

| SEL0 | SEL1 | EN0 | EN1 | OUT0 | OUT1 | Mode |
|------|------|-----|-----|------|------|---|
| 0 | 0 | 0 | 0 | IN0 | IN0 | 1:2 Splitter (IN1 powered down) |
| 0 | 1 | 0 | 0 | IN0 | IN1 | Dual Channel Repeater |
| 1 | 0 | 0 | 0 | IN1 | IN0 | Dual Channel Switch |
| 1 | 1 | 0 | 0 | IN1 | IN1 | 1:2 Splitter (IN0 powered down) |
| 0 | 1 | 0 | 1 | IN0 | PD | Single Channel Repeater (Channel 1 powered down) |
| 1 | 1 | 0 | 1 | IN1 | PD | Single Channel Switch (IN0 and OUT1 powered down) |
| 0 | 0 | 1 | 0 | PD | IN0 | Single Channel Switch (IN1 and OUT0 powered down) |
| 0 | 1 | 1 | 0 | PD | IN1 | Single Channel Repeater (Channel 0 powered down) |
| Х | Х | 1 | 1 | PD | PD | Both Channels in Power Down Mode |
| 0 | 0 | 0 | 1 | | | Invalid State ⁽²⁾ |
| 1 | 0 | 0 | 1 | | | Invalid State ⁽²⁾ |
| 1 | 0 | 1 | 0 | | | Invalid State ⁽²⁾ |
| 1 | 1 | 1 | 0 | | | Invalid State (2) |

⁽¹⁾ PD = Power Down mode to minimize power consumption X = Don't Care

PRE-EMPHASIS

The pre-emphasis is used to compensate for long or lossy transmission media. Separate pins are provided for each output to minimize power consumption. Pre-emphasis is programmable to be off or to preset values per Table 1.

Output Characteristics

The output characteristics of the SCAN90CP02 device have been optimized for point-to-point backplane and cable applications.

Copyright © 2004–2013, Texas Instruments Incorporated

⁽²⁾ Entering these states is not forbidden, however device operation is not defined in these states.



Table 1. Pre-emphasis Control Selection Table

| Chai | nnel 0 | Char | Channel 1 | | |
|-------------|--------|-------------------|-----------|------|--|
| PEM01 PEM00 | | PEM00 PEM11 PEM10 | | | |
| 0 | 0 | 0 | 0 | 0% | |
| 0 | 1 | 0 | 1 | 25% | |
| 1 | 0 | 1 | 0 | 50% | |
| 1 | 1 | 1 | 1 | 100% | |

Applications Information




Figure 4. SCAN90CP02 Configuration Select Decode





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)(2)

| Supply Voltage (V _{DD}) | | -0.3V to +4.0V | | |
|---|---------------------|---------------------------------|--|--|
| CMOS Input Voltage | | -0.3V to (V _{DD} +0.3V | | |
| LVDS Receiver Input Voltage | | -0.3V to +3.6V | | |
| LVDS Driver Output Voltage | | -0.3V to +3.6V | | |
| LVDS Output Short Circuit Current | | 40mA | | |
| Junction Temperature | | +150°C | | |
| Storage Temperature | | −65°C to +150°C | | |
| Lead Temperature (Soldering, 4sec.) | | +260°C | | |
| Maximum Package Power Dissipation at 25°C | UQFN-28 | 4.31 W | | |
| | LQFP-32 | 1.47 W | | |
| Derating above 25°C | UQFN-28 | 34.5 mW/°C | | |
| | LQFP-32 | 11.8 mW/°C | | |
| Thermal Resistance, θ _{JA} | UQFN-28 | 29°C/W | | |
| | LQFP-32 | 85°C/W | | |
| ESD Rating | HBM, 1.5 kΩ, 100 pF | 6.5 kV | | |
| | EIAJ, 0Ω, 200 pF | >250V | | |

^{(1) &}quot;Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be specified. They are not meant to imply that the device should be operated at these limits.

RECOMMENDED OPERATING CONDITIONS

| | | | | l . |
|--|-----|-----|-----|------|
| | Min | Тур | Max | Unit |
| Supply Voltage (V _{DD} – GND) | 3.0 | 3.3 | 3.6 | V |
| Receiver Input Voltage | 0 | | 3.6 | V |
| Operating Free Air Temperature | -40 | 25 | 85 | °C |
| Junction Temperature | | | 150 | °C |

ELECTRICAL CHARACTERISTICS

Over recommended operating supply and temperature ranges unless other specified.

| Symbol | Parameter | Conditions | Min | Typ ⁽¹⁾ | Max | Units |
|-------------------|---------------------------------|--|----------------------|--------------------|----------|-------|
| LVTTL DO | SPECIFICATIONS (SEL0, SEL1, EN1 | , EN2, PEM00, PEM01, PEM10, PEM11, T | DI, TCK, TM | S, TRST) | | , |
| V_{IH} | High Level Input Voltage | | 2.0 | | V_{DD} | V |
| V _{IL} | Low Level Input Voltage | | GND | | 0.8 | V |
| I _{IH} | High Level Input Current | $V_{IN} = V_{DD} = V_{DDMAX}$ | -10 | | +10 | μA |
| I _{IL} | Low Level Input Current | $V_{IN} = V_{SS}, V_{DD} = V_{DDMAX}$ | -10 | | +10 | μΑ |
| I _{ILR} | Low Level Input Current | TDI, TMS, TRST | -40 | | -200 | μΑ |
| C _{IN1} | Input Capacitance | Any Digital Input Pin to V _{SS} | | 3.5 | | pF |
| C _{OUT1} | Output Capacitance | Any Digital Output Pin to V _{SS} | | 5.5 | | pF |
| V _{CL} | Input Clamp Voltage | I _{CL} = −18 mA | -1.5 | -0.8 | | V |
| V _{OH} | High Level Output Voltage | $I_{OH} = -12 \text{ mA}, V_{DD} = 3.0 \text{ V}$ | 2.4 | | | V |
| | (TDO) | I _{OH} = -100 μA, V _{DD} = 3.0 V | V _{DD} -0.2 | | | V |
| V_{OL} | Low Level Output Voltage | $I_{OL} = 12 \text{ mA}, V_{DD} = 3.0 \text{ V}$ | | | 0.5 | V |
| | (TDO) | I _{OL} = 100 μA, V _{DD} = 3.0 V | | | 0.2 | V |
| Ios | Output Short Circuit Current | TDO | -15 | | -125 | mA |

⁽¹⁾ Typical parameters are measured at V_{DD} = 3.3V, T_A = 25°C. They are for reference purposes, and are not production-tested.

Product Folder Links: SCAN90CP02

⁽²⁾ If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.



ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating supply and temperature ranges unless other specified.

| Symbol | Parameter | Conditions | Min | Typ ⁽¹⁾ | Max | Units |
|-------------------|---|--|------|--------------------|-------|-------|
| LVDS INP | PUT DC SPECIFICATIONS (IN0±, IN1± |) | | * | • | • |
| V_{TH} | Differential Input High Threshold (2) | V _{CM} = 0.8V or 1.2V or 3.55V, V _{DD} = 3.6V | | 0 | 100 | mV |
| V_{TL} | Differential Input Low Threshold | V _{CM} = 0.8V or 1.2V or 3.55V, V _{DD} = 3.6V | -100 | 0 | | mV |
| V _{ID} | Differential Input Voltage | $V_{CM} = 0.8V$ to 3.55V, $V_{DD} = 3.6V$ | 100 | | | mV |
| V_{CMR} | Common Mode Voltage Range | V _{ID} = 150 mV, V _{DD} = 3.6V | 0.05 | | 3.55 | V |
| C _{IN2} | Input Capacitance | IN+ or IN- to V _{SS} | | 3.5 | | pF |
| I _{IN} | Input Current | $V_{IN} = 3.6V$, $V_{DD} = V_{DDMAX}$ or $0V$ | -10 | | +10 | μA |
| | | $V_{IN} = 0V$, $V_{DD} = V_{DDMAX}$ or $0V$ | -10 | | +10 | μA |
| LVDS OU | TPUT DC SPECIFICATIONS (OUT0±, | OUT1±) | | | • | |
| V _{OD} | Differential Output Voltage, 0% Pre-emphasis (2) | $R_L = 100\Omega$ between OUT+ and OUT- | 250 | 400 | 575 | mV |
| ΔV_{OD} | Change in V _{OD} between Complementary States | | -35 | | 35 | mV |
| Vos | Offset Voltage (3) | | 1.09 | 1.25 | 1.475 | V |
| ΔV_{OS} | Change in V _{OS} between Complementary States | | -35 | | 35 | mV |
| I _{OS} | Output Short Circuit Current, One Complementary Output | OUT+ or OUT- Short to GND | | -60 | -90 | mA |
| C _{OUT2} | Output Capacitance | OUT+ or OUT- to GND when TRI- STATE | | 5.5 | | pF |
| SUPPLY | CURRENT (Static) | | | | • | |
| I _{CC0} | Supply Current | All inputs and outputs enabled and active, terminated with differential load of 100Ω between OUT+ and OUT | | 42 | 60 | mA |
| I _{CC1} | Supply Current - one channel powered down | Single channel crossover switch or single channel repeater modes (1 channel active, one channel in power down mode) | | 22 | 30 | mA |
| I _{CC2} | Supply Current - one input powered down | Splitter mode (One input powered down, both outputs active) | | 30 | 40 | mA |
| I _{CCZ} | TRI-STATE Supply Current | Both input/output Channels in Power Down Mode | | 1.4 | 2.5 | mA |
| SWITCHII | NG CHARACTERISTICS—LVDS OUT | PUTS (Figure 5, Figure 6) | | | | |
| t _{LHT} | Differential Low to High Transition Time | Use an alternating 1 and 0 pattern at 200 Mb/s, measure between 20% and 80% of | 70 | 150 | 215 | ps |
| t _{HLT} | Differential High to Low Transition Time | V _{OD} . | 50 | 135 | 180 | ps |
| t _{PLHD} | Differential Low to High Propagation Delay | Use an alternating 1 and 0 pattern at 200 Mb/s, measure at 50% V _{OD} between | 0.5 | 2.4 | 3.5 | ns |
| t _{PHLD} | Differential High to Low Propagation Delay | input to output. | 0.5 | 2.4 | 3.5 | ns |
| t _{SKD1} | Pulse Skew | tplhd=tphld | | 55 | 120 | ps |
| t _{SKCC} | Output Channel to Channel Skew | Difference in propagation delay (t _{PLHD} or t _{PHLD}) among all output channels in Splitter mode (any one input to all outputs). | 0 | 130 | 315 | ps |

 ⁽²⁾ Differential output voltage V_{OD} is defined as ABS(OUT+-OUT-). Differential input voltage V_{ID} is defined as ABS(IN+-IN-).
 (3) Output offset voltage V_{OS} is defined as the average of the LVDS single-ended output voltages at logic high and logic low states.



ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating supply and temperature ranges unless other specified.

| Symbol | Parameter | Conditions | | Min | Typ ⁽¹⁾ | Max | Units |
|------------------|-------------------------------------|--|---|-----|--------------------|-----|-------|
| t _{JIT} | Jitter (0% Pre-emphasis) (4) | RJ - Alternating 1/0 @ 750 MH | RJ - Alternating 1/0 @ 750 MHz ⁽⁵⁾ | | | | psrms |
| | | DJ - K28.5 Pattern | LQFP | | 110 | 140 | psp-p |
| | | 1.5 Gbps ⁽⁶⁾ | UQFN | | 42 | 75 | psp-p |
| | | TJ - PRBS 2 ²³ -1 Pattern | LQFP | | 113 | 148 | psp-p |
| | | 1.5 Gbps ⁽⁷⁾ | UQFN | | 93 | 126 | psp-p |
| t _{ON} | LVDS Output Enable Time | Time from ENx to OUT± change TRI-STATE to active. | ge from | 50 | 110 | 150 | ns |
| t _{OFF} | LVDS Output Disable Time | Time from ENx to OUT± changed active to TRI-STATE. | ge from | | 5 | 12 | ns |
| t _{SW} | LVDS Switching Time SELx to OUT± | | Time from configuration select (SELx) to new switch configuration effective for OUT±. | | | 150 | ns |

- Jitter is not production tested, but specified through characterization on a sample basis.
- Random Jitter, or RJ, is measured RMS with a histogram including 1500 histogram window hits. The input voltage = V_{ID} = 500mV, 50% duty cycle at 750MHz, t_r = t_f = 50ps (20% to 80%).
- Deterministic Jitter, or DJ, is measured to a histogram mean with a sample size of 350 hits. The input voltage = $V_{ID} = 500$ mV, K28.5 pattern at 1.5 Gbps, $t_r = t_f = 50$ ps (20% to 80%). The K28.5 pattern is repeating bit streams of (0011111010 1100000101). Total Jitter, or TJ, is measured peak to peak with a histogram including 3500 window hits. Stimulus and fixture jitter has been subtracted. The input voltage = $V_{ID} = 500$ mV, 2^{23} -1 PRBS pattern at 1.5 Gbps, $t_r = t_f = 50$ ps (20% to 80%).

SCAN CIRCUITRY TIMING REQUIREMENTS

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|-----------------------------|-----------------------|------|-----|-----|-------|
| f _{MAX} | Maximum TCK Clock Frequency | $R_L = 500\Omega$, | 25.0 | | | MHz |
| t _S | TDI to TCK, H or L | $C_L = 35 \text{ pF}$ | 1.0 | | | ns |
| t _H | TDI to TCK, H or L | | 2.0 | | | ns |
| t _S | TMS to TCK, H or L | | 2.0 | | | ns |
| t _H | TMS to TCK, H or L | | 1.5 | | | ns |
| t _W | TCK Pulse Width, H or L | | 10.0 | | | ns |
| t _W | TRST Pulse Width, L | | 2.5 | | | ns |
| t _{REC} | Recovery Time, TRST to TCK | | 2.0 | | | ns |

TIMING DIAGRAMS




Figure 5. LVDS Signals






Figure 6. LVDS Output Transition Time




Figure 7. LVDS Output Propagation Delay




Figure 8. Configuration and Output Enable/Disable Timing



Input Interfacing

The SCAN90CP02 accepts differential signals and allow simple AC or DC coupling. With a wide common mode range, the SCAN90CP02 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers.




Figure 9. Typical LVDS Driver DC-Coupled Interface to SCAN90CP02 Input




Figure 10. Typical CML Driver DC-Coupled Interface to SCAN90CP02 Input




Figure 11. Typical LVPECL Driver DC-Coupled Interface to SCAN90CP02 Input



Output Interfacing

The SCAN90CP02 outputs signals that are compliant to the LVDS standard. Their outputs can be DC-coupled to most common differential receivers. Figure 12 illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.






Figure 12. Typical SCAN90CP02 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver



TYPICAL PERFORMANCE CHARACTERISTICS FOR UQFN PACKAGE






Dynamic power supply current was measured while running a PRBS Total Jitter measured at 0V differential while running a PRBS 2²³-1 2^{23} -1 pattern in dual channel repeater mode. $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$, pattern in single channel repeater mode. $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$, $V_{ID} = 1.00$ $V_{ID} = 0.5V, V_{CM} = 1.2V$


= 0.5V, 0% Pre-emphasis

Figure 13.









Total Jitter measured at 0V differential while running a PRBS 223-1 pattern in dual channel repeater mode. $V_{CC} = 3.3V$, $V_{ID} = 0.5V$, $V_{CM} =$ 1.2V, 1.5 Gbps data rate, 0% Pre-emphasis Figure 15.

Figure 16.



DESIGN-FOR-TEST (DFT) FEATURES

IEEE 1149.1 SUPPORT

The SCAN90CP02 supports a fully compliant IEEE 1149.1 interface. The Test Access Port (TAP) provides access to boundary scan cells at each LVTTL I/O on the device for interconnect testing. Differential pins are included in the same boundary scan chain but instead contain IEEE1149.6 cells. IEEE1149.6 is the improved IEEE standard for testing high-speed differential signals.

Refer to the BSDL file located on TI's website for the details of the SCAN90CP02 IEEE 1149.1 implementation.

IEEE 1149.6 SUPPORT

AC-coupled differential interconnections on very high speed (1+ Gbps) data paths are not testable using traditional IEEE 1149.1 techniques. The IEEE 1149.1 structures and methods are intended to test static (DC-coupled), single ended networks. IEEE1149.6 is specifically designed for testing high-speed differential, including AC coupled networks.

The SCAN90CP02 is intended for high-speed signaling up to 1.5 Gbps and includes IEEE1149.6 on all differential inputs and outputs.

FAULT INSERTION

Fault Insertion is a technique used to assist in the verification and debug of diagnostic software. During system testing faults are "injected" to simulate hardware failure and thus help verify the monitoring software can detect and diagnose these faults. In the SCAN90004 an IEEE1149.1 "stuck-at" instruction can create a stuck-at condition, either high or low, on any pin or combination of pins.

A more detailed description of the stuck-at feature can be found in Texas Instruments Applications note AN-1313(SNLA060).





REVISION HISTORY

| Changes from Revision L (April 2013) to Revision M | | | | | | |
|--|--|---|---|--|--|--|
| • | Changed layout of National Data Sheet to TI format | 1 | 2 | | | |

Product Folder Links: SCAN90CP02





12-Apr-2013

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | _ | Pins | • | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|--------------------|--------|--------------|---------|------|------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
| | (1) | | Drawing | | Qty | (2) | | (3) | | (4) | |
| SCAN90CP02SP/NOPB | ACTIVE | UQFN | NJD | 28 | 1000 | Green (RoHS & no Sb/Br) | CU SN | Level-3-260C-168 HR | -40 to 85 | SCP02SP | Samples |
| SCAN90CP02SPX | ACTIVE | UQFN | NJD | 28 | 4500 | TBD | Call TI | Call TI | -40 to 85 | | Samples |
| SCAN90CP02VY/NOPB | ACTIVE | LQFP | NEY | 32 | 250 | Green (RoHS & no Sb/Br) | SN | Level-3-260C-168 HR | -40 to 85 | SCAN90 CP02VY | Samples |
| SCAN90CP02VYX/NOPB | ACTIVE | LQFP | NEY | 32 | 1000 | Green (RoHS & no Sb/Br) | SN | Level-3-260C-168 HR | -40 to 85 | SCAN90 CP02VY | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






12-Apr-2013

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2013


TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SCAN90CP02SP/NOPB | UQFN | NJD | 28 | 1000 | 178.0 | 12.4 | 5.3 | 5.3 | 1.3 | 8.0 | 12.0 | Q1 |
| SCAN90CP02VYX/NOPB | LQFP | NEY | 32 | 1000 | 330.0 | 16.4 | 9.3 | 9.3 | 2.2 | 12.0 | 16.0 | Q2 |


www.ti.com 24-Apr-2013



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SCAN90CP02SP/NOPB | UQFN | NJD | 28 | 1000 | 213.0 | 191.0 | 55.0 |
| SCAN90CP02VYX/NOPB | LQFP | NEY | 32 | 1000 | 367.0 | 367.0 | 38.0 |







IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>