

F²MC-16FX 16-Bit Microcontroller

CY96620 series is based on Cypress advanced $F^2MC-16FX$ architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established $F^2MC-16LX$ family thus allowing for easy migration of $F^2MC-16LX$ Software to the new $F^2MC-16FX$ products.

F²MC-16FX product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Features

■Technology

0.18μm CMOS

■CPU

- □ F2MC-16FX CPU
- □ Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- □ 8-byte instruction queue
- □ Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

■System clock

- □ On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop)
- □ 4MHz to 8MHz crystal oscillator (maximum frequency when using ceramic resonator depends on Q-factor)
- □ Up to 8MHz external clock for devices with fast clock input feature
- □ 32.768kHz subsystem quartz clock
- □ 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
- □ Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- ☐ The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- □ Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)
- ■On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

■Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

■Code Security

Protects Flash Memory content from unintended read-out

■ DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

■Interrupts

- □ Fast Interrupt processing
- □ 8 programmable priority levels
- □ Non-Maskable Interrupt (NMI)

■CAN

- ☐ Supports CAN protocol version 2.0 part A and B
- □ ISO16845 certified
- ☐ Bit rates up to 1Mbps
- □ 32 message objects
- □ Each message object has its own identifier mask
- □ Programmable FIFO mode (concatenation of message objects)
- □ Maskable interrupt
- ☐ Disabled Automatic Retransmission mode for Time Triggered CAN applications
- □ Programmable loop-back mode for self-test operation

■USART

- ☐ Full duplex USARTs (SCI/LIN)
- □ Wide range of baud rate settings using a dedicated reload timer
- □ Special synchronous options for adapting to different synchronous serial protocols
- □ LIN functionality working either as master or slave LIN device
- ☐ Extended support for LIN-Protocol to reduce interrupt load

■I²C

- □ Up to 400kbps
- □ Master and Slave functionality, 7-bit and 10-bit addressing

Cypress Semiconductor CorporationDocument Number: 002-04712 Rev.*E



■A/D converter

- □ SAR-type
- □ 8/10-bit resolution
- □ Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- □ Range Comparator Function

■Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

■ Hardware Watchdog Timer

- ☐ Hardware watchdog timer is active after reset
- □ Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

■Reload Timers

- □ 16-bit wide
- □ Prescaler with 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶ of peripheral clock frequency
- □ Event count function

■Free-Running Timers

- □ Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- □ Prescaler with 1, 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶, 1/2⁻, 1/2⁶ of peripheral clock frequency

■Input Capture Units

- □ 16-bit wide
- □ Signals an interrupt upon external event
- □ Rising edge, Falling edge or Both (rising & falling) edges sensitive

■Output Compare Units

- □ 16-bit wide
- □ Signals an interrupt when a match with Free-running Timer occurs
- □ A pair of compare registers can be used to generate an output signal

■Programmable Pulse Generator

- □ 16-bit down counter, cycle and duty setting registers
- ☐ Can be used as 2 × 8-bit PPG
- □ Interrupt at trigger, counter borrow and/or duty match
- □ PWM operation and one-shot operation
- □ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- □ Can be triggered by software or reload timer
- □ Can trigger ADC conversion
- □ Timing point capture

■ Quadrature Position/Revolution Counter (QPRC)

- □ Up/down count mode, Phase difference count mode, Count mode with direction
- □ 16-bit position counter
- □ 16-bit revolution counter
- ☐ Two 16-bit compare registers with interrupt
- □ Detection edge of the three external event input pins AIN, BIN and ZIN is configurable

■Real Time Clock

- □ Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- ☐ Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- □ Read/write accessible second/minute/hour registers
- □ Can signal interrupts every half second/second/minute/hour/day
- □ Internal clock divider and prescaler provide exact 1s clock

■External Interrupts

- □ Edge or Level sensitive
- □ Interrupt mask bit per channel
- □ Each available CAN channel RX has an external interrupt for wake-up
- □ Selected USART channels SIN have an external interrupt for wake-up

■Non Maskable Interrupt

- ☐ Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- □ Once enabled, can not be disabled other than by reset
- ☐ High or Low level sensitive
- □ Pin shared with external interrupt 0

■I/O Ports

- $\hfill \square$ Most of the external pins can be used as general purpose I/O
- □ All push-pull outputs (except when used as I²C SDA/SCL line)
- $\hfill \square$ Bit-wise programmable as input/output or peripheral signal
- □ Bit-wise programmable input enable
- ☐ One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- ☐ Bit-wise programmable pull-up resistor

■Built-in On Chip Debugger (OCD)

- □ One-wire debug tool interface
- □ Break function:
 - Hardware break: 6 points (shared with code event)
 - · Software break: 4096 points
- □ Event function
 - Code event: 6 points (shared with hardware break)
 - Data event: 6 points
 - Event sequencer: 2 levels + reset
- □ Execution time measurement function
- ☐ Trace function: 42 branches
- □ Security function

■Flash Memory

- □ Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- □ Supports automatic programming, Embedded Algorithm
- □ Write/Erase/Erase-Suspend/Resume commands
- □ A flag indicating completion of the automatic algorithm
- ☐ Erase can be performed on each sector individually
- □ Sector protection
- ☐ Flash Security feature to protect the content of the Flash
- □ Low voltage detection during Flash erase or write



Contents

1.	Product Lineup	5
2.	Block Diagram	6
3.	Pin Assignment	7
4.	Pin Description	8
5.	Pin Circuit Type	10
6.	I/O Circuit Type	12
7.	Memory Map	17
8.	RAMSTART Addresses	18
9.	User ROM Memory Map For Flash Devices	19
10.	Serial Programming Communication Interface	20
11.	Interrupt Vector Table	21
12.	Handling Precautions	25
12.	1 Precautions for Product Design	25
12.	2 Precautions for Package Mounting	26
12.	3 Precautions for Use Environment	27
13.	Handling Devices	
13.	1 Latch-Up Prevention	28
13.	2 Unused Pins Handling	28
13.	3 External Clock Usage	29
	3.1 Single Phase External Clock for Main Oscillator	
	3.2 Single Phase External Clock for Sub Oscillator	
13.	3.3 Opposite Phase External Clock	29
13.	4 Notes on PLL Clock Mode Operation	29
13.	5 Power Supply Pins (Vcc/Vss)	29
13.	,	
13.	7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs	30
13.	3	
13.		
13.		
	11 Serial Communication	
	12 Mode Pin (MD)	
14.	Electrical Characteristics	
14.	9	
14.		
14.		
	3.1 Current Rating	
	3.2 Pin Characteristics	
	4 AC Characteristics	
	4.1 Main Clock Input Characteristics	
	4.2 Sub Clock Input Characteristics	
	4.3 Built-in RC Oscillation Characteristics	
	4.4 Internal Clock Timing	
	4.5 Operating Conditions of PLL	
	4.6 Reset Input	
	4.7 Power-on Reset Timing	
14.	4.8 USART Timing	45



14.4.9 External Input Timing	47
14.4.10 I ² C Timing	48
14.5 A/D Converter	49
14.5.1 Electrical Characteristics for the A/D Converter	49
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time	50
14.5.3 Definition of A/D Converter Terms	51
14.6 Low Voltage Detection Function Characteristics	
14.7 Flash Memory Write/Erase Characteristics	55
15. Example Characteristics	
16. Ordering Information	59
17. Package Dimension	60
18. Major Changes	62
Document History	
Sales, Solutions, and Legal Information	69



1. Product Lineup


Features		CY96620	Remark
Product Type		Flash Memory Product	
Subclock		Subclock can be set by software	
Dual Operation Flash Memory	RAM	-	
32.5KB + 32KB	4KB	CY96F622R, CY96F622A	Product Options
64.5KB + 32KB	10KB	CY96F623R, CY96F623A	R: MCU with CAN
128.5KB + 32KB	10KB	CY96F625R, CY96F625A	A: MCU without CAN
	1	LQFP-64	
Package		LQG064/LQD064	
DMA		2ch	
USART		3ch	LIN-USART 2/7/8
with automatic LIN-Hea	der		
transmission/reception		Yes (only 1ch)	LIN-USART 2
with 16 byte RX- and			
TX-FIFO		No	
I ² C		1ch	I ² C 0
8/10-bit A/D Converter		21ch	AN 0 to 14/24/25/28 to 31
with Data Buffer		No	7 0 to 1 = 1 = 0 = 0 to 0 .
with Range Comparator	•	Yes	
with Scan Disable		No	
with ADC Pulse Detection	nn .	No	
16-bit Reload Timer (RLT)	511	3ch	RLT 1/3/6
10 bit reload Timer (RET)		OCIT	FRT 0 to 3
16-bit Free-Running Timer (FRT)		4ch	FRT 2/3 does not have
10-bit 11cc-rtaining fillici (11t1)		4011	external clock input pin
		8ch	ICU 0/1/4 to 7/9/10
16-bit Input Capture Unit (ICU)		(2 channels for LIN-USART)	(ICU 9/10 for LIN-USART)
16-bit Output Compare Unit (OCU)		6ch	OCU 0/1/4 to 7
8/16-bit Programmable Pulse Gener	ator (PPC)	8ch (16-bit) / 16ch (8-bit)	PPG 0/1/3/4/6/7/12/14
with Timing point captur		Yes	11 3 0/1/3/4/0/1/12/14
with Start delay	<u> </u>	No	
with Ramp		No	<u> </u>
Quadrature Position/Revolution Cou	ntor	NO	<u> </u>
(QPRC)	niei	2ch	QPRC 0/1
			CAN 2
CAN Interface		1ch	32 Message Buffers
External Interrupts (INT)		13ch	INT 0/2/3/4/7 to 15
Non-Maskable Interrupt (NMI)		1501 1ch	1111 0/2/3/4/1 to 13
Real Time Clock (RTC)		1ch	+
,		50 (Dual clock mode)	+
I/O Ports		52 (Single clock mode)	
Clock Calibration Unit (CAL)			
Clock Cutout Function		1ch 2ch	+
Clock Output Function		ZUI	Low voltage detection function
Low Voltage Detection Function		Yes	Low voltage detection function can be
Low voitage Detection Function		100	disabled by software
Hardware Watchdoo Times		Von	disabled by stitlware
Hardware Watchdog Timer		Yes	
On-chip RC-oscillator		Yes	
On-chip Debugger		Yes	

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.




2. Block Diagram





3. Pin Assignment



(LQG064/LQD064)

Other than those above, general-purpose pins have only Automotive input level.

^{*1:} CMOS input level only

^{*2:} CMOS input level only for I2C

^{*3:} Please set ROM Configuration Block (RCB) to use the subclock.



4. Pin Description

Pin Name	Feature	Description	
ADTG_R	ADC	Relocated A/D converter trigger input pin	
AlNn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
ANn	ADC	A/D converter channel n input pin	
AVcc	Supply	Analog circuits power supply pin	
AVRH	ADC	A/D converter high reference voltage input pin	
AVss	Supply	Analog circuits power supply pin	
BINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin	
CKOTn	Clock Output function	Clock Output function n output pin	
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin	
CKOTXn	Clock Output function	Clock Output function n inverted output pin	
DEBUG I/F	OCD	On Chip Debugger input/output pin	
FRCKn	Free-Running Timer	Free-Running Timer n input pin	
INn	ICU	Input Capture Unit n input pin	
INTn	External Interrupt	External Interrupt n input pin	
INTn_R	External Interrupt	Relocated External Interrupt n input pin	
INTn_R1	External Interrupt	Relocated External Interrupt n input pin	
MD	Core	Input pin for specifying the operating mode	
NMI_R	External Interrupt	Relocated Non-Maskable Interrupt input pin	
OUTn	OCU	Output Compare Unit n waveform output pin	
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin	
Pnn_m	GPIO	General purpose I/O pin	
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
RSTX	Core	Reset input pin	
RXn	CAN	CAN interface n RX input pin	
SCKn	USART	USART n serial clock input/output pin	
SCKn_R	USART	Relocated USART n serial clock input/output pin	
SCLn	I ² C	I ² C interface n clock I/O input/output pin	
SDAn	I ² C	I ² C interface n serial data I/O input/output pin	
SINn	USART	USART n serial data input pin	
SINn_R	USART	Relocated USART n serial data input pin	
SOTn	USART	USART n serial data output pin	
SOTn_R	USART	Relocated USART n serial data output pin	
TINn	Reload Timer	Reload Timer n event input pin	
TOTn	Reload Timer	Reload Timer n output pin	
TTGn	PPG	Programmable Pulse Generator n trigger input pin	
TXn	CAN	CAN interface n TX output pin	
Vcc	Supply	Power supply pin	
Vss	Supply	Power supply pin	
WOT	RTC	Real Time clock output pin	



Pin Name	Feature	Description	
X0	Clock	Oscillator input pin	
X0A	Clock	Subclock Oscillator input pin	
X1	Clock	Oscillator output pin	
X1A	Clock	Subclock Oscillator output pin	
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	



5. Pin Circuit Type

Pin No.	I/O Circuit Type*	Pin Name
1	Supply	AVss
2	G	AVRH
3	К	P06_2 / AN2
4	К	P06_3 / AN3 / PPG3
5	К	P06_4 / AN4 / PPG4
6	К	P06_5 / AN5
7	К	P06_6 / AN6 / PPG6
8	К	P06_7 / AN7 / PPG7
9	I	P05_0 / AN8 / SIN2 / INT3_R1
10	К	P05_1 / AN9 / SOT2
11	I	P05_2 / AN10 / SCK2
12	К	P05_3 / AN11 / TIN3 / WOT
13	К	P05_4 / AN12 / TOT3 / INT2_R
14	К	P05_5 / AN13 / INT0_R / NMI_R
15	К	P05_6 / AN14 / INT4_R
16	Н	P04_2 / IN6 / INT9_R / TTG6 / TTG14
17	Н	P04_3 / IN7 / TTG7 / TTG15
18	Supply	Vss
19	В	P04_0 / X0A
20	В	P04_1 / X1A
21	С	MD
22	Н	P17_0
23	0	DEBUG I/F
24	M	P00_0 / INT8 / SCK7_R / PPG0_B
25	Н	P00_1 / INT9 / SOT7_R / PPG1_B
26	M	P00_2 / INT10 / SIN7_R
27	M	P00_3 / INT11 / SCK8_R / PPG3_B
28	Н	P00_4 / INT12 / SOT8_R / PPG12_B
29	М	P00_5 / INT13 / SIN8_R / PPG14_B
30	Н	P00_6 / INT14
31	Н	P00_7 / INT15
32	Н	P01_0 / TIN1 / CKOT1 / OUT0_R




Pin No.	I/O Circuit Type*	Pin Name
33	Н	P01_1 / TOT1 / CKOTX1 / OUT1_R
34	Н	P01_2 / INT11_R
35	Н	P01_3
36	Н	P01_4 / PPG4_B
37	М	P01_5 / SIN2_R / INT7_R
38	Н	P01_6 / SOT2_R / PPG6_B
39	М	P01_7 / SCK2_R / PPG7_B
40	Н	P02_0 / PPG12 / CKOT1_R
41	Н	P02_1
42	Н	P02_2 / ZIN0 / PPG14 / CKOT0_R
43	Н	P02_3
44	Н	P02_4 / AIN0 / IN0 / TTG0
45	С	RSTX
46	A	X1
47	А	X0
48	Supply	Vss
49	Supply	Vcc
50	F	С
51	Н	P02_5 / BIN0 / IN1 / TTG1 / ADTG_R
52	N	P04_4 / SDA0 / FRCK0
53	N	P04_5 / SCL0 / FRCK1
54	K	P03_0 / AIN1 / IN4 / TTG4 / TTG12 / AN24
55	К	P03_1 / BIN1 / IN5 / TTG5 / TTG13 / AN25
56	М	P03_2 / INT10_R / RX2
57	Н	P03_3 / TX2
58	К	P03_4 / OUT4 / AN28
59	К	P03_5 / OUT5 / AN29
60	K	P03_6 / ZIN1 / OUT6 / AN30
61	K	P03_7 / OUT7 / AN31
62	K	P06_0 / AN0 / PPG0
63	K	P06_1 / AN1 / PPG1
64	Supply	AVcc


^{*:} See "I/O Circuit Type" for details on the I/O circuit types.



6. I/O Circuit Type









Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	A/D converter ref+ (AVRH) power supply input pin with protection circuit Without protection circuit against Vcc for pins AVRH
Н	P-ch P-ch Pout N-ch Nout Standby control Automotive input	 CMOS level output (IoL = 4mA, IoH = -4mA) Automotive input with input shutdown function Programmable pull-up resistor
I	Pull-up control P-ch P-ch Pout Nout Hysteresis input for input shutdown Analog input	CMOS level output (IoL = 4mA, IoH = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor Analog input



Туре	Circuit	Remarks
К	Pull-up control	CMOS level output (IoL = 4mA, IoH = -4mA) Automotive input with input shutdown function
	P-ch P-ch Pout	Programmable pull-up resistor Analog input
	N-ch Nout	
	Standby control Automotive input for input shutdown	
	Analog input	
M	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
	P-ch P-ch Pout N-ch Nout	
	Standby control for input shutdown	
N	P-ch P-ch Pout N-ch Nout*	CMOS level output (IoL = 3mA, IoH = -3mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor The channel transistor has slew rate control according to I ² C spec, irrespective of usage.
	Standby control for input shutdown	



Туре	Circuit	Remarks
0	Standby control TTL input for input shutdown	 Open-drain I/O Output 25mA, Vcc = 2.7V TTL input



7. Memory Map

FF:FFFF _H DE:0000 _H	USER ROM*1
DD:FFFF _H	Reserved
0F:C000 _H	Boot-ROM
0E:9000 _H	Peripheral
01:0000 _H	Reserved
00:8000 _Н	ROM/RAM MIRROR
RAMSTART0*2	Internal RAM bank0
00:0С00 _Н	Reserved
00:0380 _H	Peripheral
00:0180 _H	GPR*3
00:0100 _H	DMA
00:00F0 _H	Reserved
00:0000 _H	Peripheral

^{*1:} For details about USER ROM area, see "USER ROM MEMORY MAP FOR FLASH DEVICES" on the following pages.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

^{*2:} For RAMSTART addresses, see the table on the next page.

^{*3:} Unused GPR banks can be used as RAM area.



8. RAMSTART Addresses

Devices	Bank 0 RAM Size	RAMSTART0
CY96F622	4KB	00:7200 _H
CY96F623 CY96F625	10KB	00:5А00н



9. User ROM Memory Map For Flash Devices

		CY96F622	CY96F623	CY96F625	
CPU mode address	Flash memory mode address	Flash size 32.5KB+32KB	Flash size 64.5KB + 32KB	Flash size 128.5KB + 32KB	
FF:FFFF _H FF:8000 _H	3F:FFFF _н 3F:8000 _н	SA39 - 32KB	SA39 - 64KB	SA39 - 64KB	
FF:7FFF _H FF:0000 _H	3F:7FFF _H 3F:0000 _H		SA39 - 04KB	SA39 - 64KB	Bank A of Fla
FE:FFFF _H	3E:FFFF _H			SA38 - 64KB	Dalik A Oi i ia
FE:0000 _H FD:FFFF _H	3E:0000 _H	-	-		
		Reserved	Reserved		
			reserved	Reserved	
DF:A000 _∺					
DF:9FFF _H DF:8000 _H	1F:9FFF _н 1F:8000 _н	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	
DF:7FFF _H DF:6000 _H	1F:7FFF _н 1F:6000 _н	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	Bank B of Flas
DF:5FFF _H DF:4000 _H	1F:5FFF _н 1F:4000 _н	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	Dalik D UI Flas
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	
DF:1FFF _H DF:0000 _H	1F:1FFF _н 1F:0000 _н	SAS - 512B*	SAS - 512B*	SAS - 512B*	Bank A of Flas
DE:FFFF _H DE:0000 _H		Reserved	Reserved	Reserved	

^{*:} Physical address area of SAS-512B is from DF:0000_H to DF:01FF_H.

Others (from DF:0200_H to DF:1FFF_H) is mirror area of SAS-512B.

Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000_H -DF:01FF_H.

SAS can not be used for E²PROM emulation.



10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

CY96620										
Pin Number	USART Number	Normal Function								
9		SIN2								
10	USART2	SOT2								
11		SCK2								
26		SIN7_R								
25	USART7	SOT7_R								
24		SCK7_R								
29		SIN8_R								
28	USART8	SOT8_R								
27		SCK8_R								



11. Interrupt Vector Table

Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
0	3FСн	CALLV0	No	-	CALLV instruction
1	3F8 _H	CALLV1	No	-	CALLV instruction
2	3F4 _H	CALLV2	No	-	CALLV instruction
3	3F0 _H	CALLV3	No	-	CALLV instruction
4	3ЕСн	CALLV4	No	-	CALLV instruction
5	3Е8н	CALLV5	No	-	CALLV instruction
6	3Е4н	CALLV6	No	-	CALLV instruction
7	3Е0н	CALLV7	No	-	CALLV instruction
8	3DC _H	RESET	No	-	Reset vector
9	3D8 _H	INT9	No	-	INT9 instruction
10	3D4н	EXCEPTION	No	-	Undefined instruction execution
11	3D0н	NMI	No	-	Non-Maskable Interrupt
12	3ССн	DLY	No	12	Delayed Interrupt
13	3C8 _H	RC_TIMER	No	13	RC Clock Timer
14	3С4н	MC_TIMER	No	14	Main Clock Timer
15	3С0н	SC_TIMER	No	15	Sub Clock Timer
16	3ВСн	LVDI	No	16	Low Voltage Detector
17	3В8н	EXTINT0	Yes	17	External Interrupt 0
18	3B4 _H	-	-	18	Reserved
19	3В0н	EXTINT2	Yes	19	External Interrupt 2
20	3АСн	EXTINT3	Yes	20	External Interrupt 3
21	3А8н	EXTINT4	Yes	21	External Interrupt 4
22	3A4 _H	-	-	22	Reserved
23	3A0 _H	-	-	23	Reserved
24	39Сн	EXTINT7	Yes	24	External Interrupt 7
25	398н	EXTINT8	Yes	25	External Interrupt 8
26	394н	EXTINT9	Yes	26	External Interrupt 9
27	390н	EXTINT10	Yes	27	External Interrupt 10
28	38C _H	EXTINT11	Yes	28	External Interrupt 11
29	388н	EXTINT12	Yes	29	External Interrupt 12
30	384н	EXTINT13	Yes	30	External Interrupt 13
31	380н	EXTINT14	Yes	31	External Interrupt 14
32	37C _H	EXTINT15	Yes	32	External Interrupt 15
33	378 _H	-	-	33	Reserved
34	374н	-	-	34	Reserved
35	370н	CAN2	No	35	CAN Controller 2
36	36Сн	-	-	36	Reserved
37	368 _H	-	-	37	Reserved
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0
39	360н	PPG1	Yes	39	Programmable Pulse Generator 1



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
40	35Сн	-	-	40	Reserved
41	358H	PPG3	Yes	41	Programmable Pulse Generator 3
42	354H	PPG4	Yes	42	Programmable Pulse Generator 4
43	350H	-	-	43	Reserved
44	34CH	PPG6	Yes	44	Programmable Pulse Generator 6
45	348H	PPG7	Yes	45	Programmable Pulse Generator 7
46	344H	-	-	46	Reserved
47	340H	-	-	47	Reserved
48	33CH	-	-	48	Reserved
49	338H	-	-	49	Reserved
50	334H	PPG12	Yes	50	Programmable Pulse Generator 12
51	330H	-	-	51	Reserved
52	32CH	PPG14	Yes	52	Programmable Pulse Generator 14
53	328H	-	-	53	Reserved
54	324H	-	-	54	Reserved
55	320H	-	-	55	Reserved
56	31CH	-	-	56	Reserved
57	318H	-	-	57	Reserved
58	314H	-	-	58	Reserved
59	310H	RLT1	Yes	59	Reload Timer 1
60	30CH	-	-	60	Reserved
61	308H	RLT3	Yes	61	Reload Timer 3
62	304H	-	-	62	Reserved
63	300H	-	-	63	Reserved
64	2FCH	RLT6	Yes	64	Reload Timer 6
65	2F8H	ICU0	Yes	65	Input Capture Unit 0
66	2F4H	ICU1	Yes	66	Input Capture Unit 1
67	2F0H	-	-	67	Reserved
68	2ECH	-	-	68	Reserved
69	2E8H	ICU4	Yes	69	Input Capture Unit 4
70	2E4H	ICU5	Yes	70	Input Capture Unit 5
71	2E0H	ICU6	Yes	71	Input Capture Unit 6
72	2DCH	ICU7	Yes	72	Input Capture Unit 7
73	2D8H	-	-	73	Reserved
74	2D4H	ICU9	Yes	74	Input Capture Unit 9
75	2D0H	ICU10	Yes	75	Input Capture Unit 10
76	2CCH	-	-	76	Reserved
77	2C8H	OCU0	Yes	77	Output Compare Unit 0
78	2C4H	OCU1	Yes	78	Output Compare Unit 1
79	2C0H	-	-	79	Reserved
80	2BCH	-	-	80	Reserved



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
81	2В8н	OCU4	Yes	81	Output Compare Unit 4
82	2В4н	OCU5	Yes	82	Output Compare Unit 5
83	2В0н	OCU6	Yes	83	Output Compare Unit 6
84	2AC _H	OCU7	Yes	84	Output Compare Unit 7
85	2А8н	-	-	85	Reserved
86	2А4н	-	-	86	Reserved
87	2А0н	-	-	87	Reserved
88	29Сн	-	-	88	Reserved
89	298н	FRT0	Yes	89	Free-Running Timer 0
90	294н	FRT1	Yes	90	Free-Running Timer 1
91	290н	FRT2	Yes	91	Free-Running Timer 2
92	28Сн	FRT3	Yes	92	Free-Running Timer 3
93	288н	RTC0	No	93	Real Time Clock
94	284 _H	CAL0	No	94	Clock Calibration Unit
95	280н	-	-	95	Reserved
96	27Сн	IIC0	Yes	96	I ² C interface 0
97	278н	-	-	97	Reserved
98	274н	ADC0	Yes	98	A/D Converter 0
99	270н	-	-	99	Reserved
100	26Сн	-	-	100	Reserved
101	268н	-	-	101	Reserved
102	264н	-	-	102	Reserved
103	260н	-	-	103	Reserved
104	25C _H	-	-	104	Reserved
105	258н	LINR2	Yes	105	LIN USART 2 RX
106	254н	LINT2	Yes	106	LIN USART 2 TX
107	250н	-	-	107	Reserved
108	24C _H	-	-	108	Reserved
109	248 _H	-	-	109	Reserved
110	244н	-	-	110	Reserved
111	240н	-	-	111	Reserved
112	23Сн	-	-	112	Reserved
113	238 _H	-	-	113	Reserved
114	234н	-	-	114	Reserved
115	230н	LINR7	Yes	115	LIN USART 7 RX
116	22C _H	LINT7	Yes	116	LIN USART 7 TX
117	228н	LINR8	Yes	117	LIN USART 8 RX
118	224 _H	LINT8	Yes	118	LIN USART 8 TX
119	220 _H	-	-	119	Reserved
120	21C _H	-	-	120	Reserved
121	218н	-	-	121	Reserved
122	214 _H	-	-	122	Reserved



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description		
123	210н	-	-	123	Reserved		
124	20Сн	-	-	124	Reserved		
125	208н	-	-	125	Reserved		
126	204 _H	-	-	126	Reserved		
127	200н	-	-	127	Reserved		
128	1FC _H	-	-	128	Reserved		
129	1F8 _H	-	-	129	Reserved		
130	1F4 _H	-	-	130	Reserved		
131	1F0 _H	-	-	131	Reserved		
132	1EC _H	-	-	132	Reserved		
133	1E8 _H	FLASHA	Yes	133	Flash memory A interrupt		
134	1E4 _H	-	-	134	Reserved		
135	1Е0н	-	-	135	Reserved		
136	1DC _H	-	-	136	Reserved		
137	1D8 _H	QPRC0	Yes	137	Quad Position/Revolution counter 0		
138	1D4 _H	QPRC1	Yes	138	Quad Position/Revolution counter 1		
139	1D0 _H	ADCRC0	No	139	A/D Converter 0 - Range Comparator		
140	1CC _H	-	-	140	Reserved		
141	1С8н	-	-	141	Reserved		
142	1С4н	-	-	142	Reserved		
143	1С0н	-	-	143	Reserved		



12. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

12.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

■Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

■ Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
 - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
 - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

■ Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



■ Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■ Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

■ Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

■Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

12.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
 - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
 - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
 - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
 - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



13. Handling Devices

Special Care is Required for the Following when Handling the Device:

- Latch-up prevention
- · Unused pins handling
- · External clock usage
- · Notes on PLL clock mode operation
- Power supply pins (V_{cc}/V^{ss})
- · Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- · Pin handling when not using the A/D converter
- · Notes on Power-on
- Stabilization of power supply voltage
- · Serial communication
- · Mode Pin (MD)

13.1 Latch-Up Prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{cc} pins and V_{ss} pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

13.2 Unused Pins Handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$.

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.




13.3 External Clock Usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

13.3.1 Single Phase External Clock for Main Oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.




13.3.2 Single Phase External Clock for Sub Oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04_0 pin must be driven. X1A/P04_1 pin can be configured as GPIO.

13.3.3 Opposite Phase External Clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



13.4 Notes on PLL Clock Mode Operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

13.5 Power Supply Pins (V_{cc}/V_{ss})

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

V_{cc} and V_{ss} pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at Vcc pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about $0.1\mu F$ between V_{cc} and V_{ss} pins as close as possible to V_{cc} and V_{ss} pins.



13.6 Crystal Oscillator and ceramic resonator Circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

13.7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs

It is required to turn the A/D converter power supply (AVcc, AVRH) and analog inputs (ANn) on after turning the digital power supply (Vcc) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

13.8 Pin Handling when Not Using the A/D Converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than $50\mu s$ from 0.2V to 2.7V.

13.10Stabilization of Power Supply Voltage

If the power supply voltage varies acutely even within the operation safety range of the $V_{\rm CC}$ power supply voltage, a malfunction may occur. The $V_{\rm CC}$ power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that $V_{\rm CC}$ ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard $V_{\rm CC}$ power supply voltage and the transient fluctuation rate becomes $0.1V/\mu s$ or less in instantaneous fluctuation for power supply switching.

13.11 Serial Communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13.12Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.



14. Electrical Characteristics

14.1 Absolute Maximum Ratings

Parameter	Symbol	Condition		ating	Unit	Remarks
Parameter	Зуньы	Condition	Min	Max	Ullit	Remarks
Power supply voltage*1	Vcc	-	Vss - 0.3	V _{SS} + 6.0	V	
Analog power supply voltage*1	AV _{CC}	-	V _{SS} - 0.3	V _{SS} + 6.0	٧	$V_{CC} = AV_{CC}^{*2}$
Analog reference voltage*1	AVRH	-	V _{SS} - 0.3	V _{SS} + 6.0	٧	AV _{CC} ≥ AVRH, AVRH ≥ AV _{SS}
Input voltage*1	Vı	-	Vss - 0.3	V _{SS} + 6.0	V	$V_1 \le V_{CC} + 0.3V^{*3}$
Output voltage*1	Vo	-	V _{SS} - 0.3	V _{SS} + 6.0	V	$V_{\rm O} \le V_{\rm CC} + 0.3 V^{*3}$
Maximum Clamp Current	ICLAMP	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4
Total Maximum Clamp Current	Σ I _{CLAMP}	-	-	17	mA	Applicable to general purpose I/O pins *4
"L" level maximum output current	I _{OL}	-	-	15	mA	
"L" level average output current	lolav	-	-	4	mA	
"L" level maximum overall output current	ΣI _{OL}	-	-	42	mA	
"L" level average overall output current	ΣI _{OLAV}	-	-	21	mA	
"H" level maximum output current	I _{OH}	-	-	-15	mA	
"H" level average output current	Іонач	-	-	-4	mA	
"H" level maximum overall output current	ΣΙοΗ	-	-	-42	mA	
"H" level average overall output current	ΣΙ _{ΟΗΑ}	-	-	-21	mA	
Power consumption*5	P _D	T _A = +125°C	-	352* ⁶	mW	
Operating ambient temperature	TA	-	-40	+125 ^{*7}	°C	
Storage temperature	T _{STG}	-	-55	+150	°C	

^{*1:} This parameter is based on Vss = AVss = 0V.

- Use within recommended operating conditions.
- · Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.


^{*2:} AVcc and Vcc must be set to the same voltage. It is required that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.

^{*3:} VI and Vo should not exceed Vcc + 0.3V. VI should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. Input/Output voltages of standard ports depend on Vcc.

^{*4:} Applicable to all general purpose I/O pins (Pnn_m).



- The DEBUG I/F pin has only a protective diode against Vss. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
- · Sample recommended circuits:



^{*5:} The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows: $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports) $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

Icc is the total core current consumption into Vcc as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

I_A is the analog current consumption into AV_{CC}.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*6:} Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

^{*7:} Write/erase to a large sector in flash memory is warranted with TA ≤ + 105°C.



14.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Value			Unit	Remarks
Farameter	Syllibol	Min	Тур	Max	Oilit	Remarks
Power supply	Vcc, AVcc	2.7	-	5.5	V	
voltage	VCC, AVCC	2.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	$1.0 \mu F$ (Allowance within \pm 50%) $3.9 \mu F$ (Allowance within \pm 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V_{CC} must use the one of a capacity value that is larger than C_S .

WARNING

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



14.3 DC Characteristics

14.3.1 Current Rating

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to + 125°C)

Parameter	Symbol	Pin Conditions			Value		Unit	Remarks	
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks	
			PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz	-	25	-	mA	T _A = +25°C	
	ICCPLL		Flash 0 wait	-	-	34	mA	T _A = +105°C	
			(CLKRC and CLKSC stopped)	-	-	35	mA	T _A = +125°C	
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	T _A = +25°C	
	ICCMAIN		Flash 0 wait	-	-	7.5	mA	T _A = +105°C	
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	8.5	mA	T _A = +125°C	
	I _{CCRCH} V _C	Vcc F	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz	-	1.7	-	mA	T _A = +25°C	
Power supply current in Run modes*1			Flash 0 wait	-	-	5.5	mA	T _A = +105°C	
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	6.5	mA	T _A = +125°C	
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz	-	0.15	-	mA	T _A = +25°C	
	Iccrcl		Flash 0 wait	-	-	3.2	mA	T _A = +105°C	
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	4.2	mA	T _A = +125°C	
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	-	0.1	-	mA	T _A = +25°C	
	Іссѕив		Flash 0 wait	-	-	3	mA	T _A = +105°C	
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4	mA	T _A = +125°C	



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Offic	Remarks
			PLL Sleep mode with	-	6.5	-	mA	T _A = +25°C
	ICCSPLL		CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC	-	-	13	mA	T _A = +105°C
			stopped)	-	-	14	mA	T _A = +125°C
			Main Sleep mode with CLKS1/2 = CLKP1/2 =	-	0.9	-	mA	T _A = +25°C
	ICCSMAIN		4MHz, SMCR:LPMSS = 0	-	-	4	mA	T _A = +105°C
			(CLKPLL, CLKRC and CLKSC stopped)	-	-	5	mA	T _A = +125°C
	Iccsrch	Vcc	RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	0.5	-	mA	T _A = +25°C
Power supply current in Sleep modes*1				-	-	3.5	mA	T _A = +105°C
				-	-	4.5	mA	T _A = +125°C
			RC Sleep mode with	-	0.06	-	mA	T _A = +25°C
	ICCSRCL		CLKS1/2 = CLKP1/2 = CLKRC = 100kHz (CLKMC, CLKPLL and	-	-	2.7	mA	T _A = +105°C
			CLKSC stopped)	-	-	3.7	mA	T _A = +125°C
	IccssuB		Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL and	-	0.04	-	mA	T _A = +25°C
				-	-	2.5	mA	T _A = +105°C
			CLKRC stopped)	-	-	3.5	mA	T _A = +125°C



Downston	Cumbal	Pin	Conditions		Value		I I mit	Domonico
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Timer mode with CLKPLL = 32MHz (CLKRC and CLKSC	-	1800	2245	μΑ	T _A = +25°C
	ICCTPLL			-	-	3165	μΑ	T _A = +105°C
			stopped)	-	-	3975	μА	T _A = +125°C
			Main Timer mode with CLKMC = 4MHz.	-	285	325	μА	T _A = +25°C
	ICCTMAIN		SMCR:LPMSS = 0	-	-	1085	μА	T _A = +105°C
			(CLKPLL, CLKRC and CLKSC stopped)	-	-	1930	μА	T _A = +125°C
Power supply	Ісстясн	Vcc	RC Timer mode with CLKRC = 2MHz.	-	160	210	μΑ	T _A = +25°C
current in Timer			SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	-	1025	μА	T _A = +105°C
modes*2				-	-	1840	μА	T _A = +125°C
			RC Timer mode with CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC	-	35	75	μА	T _A = +25°C
	ICCTRCL			-	-	855	μА	T _A = +105°C
			stopped)	-	-	1640	μΑ	T _A = +125°C
			Sub Timer mode with CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC	-	25	65	μА	T _A = +25°C
	Ісстѕив			-	-	830	μА	T _A = +105°C
			stopped)		-	1620	μА	T _A = +125°C



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
raiailletei	Symbol	Name	Conditions	Min	Тур	Max	Oilit	Itelliaiks
Power supply				-	20	55	μΑ	T _A = +25°C
current in Stop	Іссн		-	-	-	825	μΑ	T _A = +105°C
mode ^{*3}				-	-	1615	μΑ	T _A = +125°C
Flash Power Down current	ICCFLASHPD		-	-	36	70	μА	
Power supply current for active Low	Icclvd	Vcc	Low voltage detector enabled	-	5	1	μА	T _A = +25°C
Voltage detector*4			0.140.104	-	-	12.5	μΑ	T _A = +125°C
Flash Write/	laari vari			-	12.5	-	mA	T _A = +25°C
Erase current*5	ICCFLASH		-	-	-	20	mA	T _A = +125°C

^{*1:} The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

^{*2:} The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, Iccflashpd must be added to the Power supply current.

^{*3:} The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, Iccflashpp must be added to the Power supply current.

^{*4:} When low voltage detector is enabled, ICCLVD must be added to Power supply current.

^{*5:} When Flash Write / Erase program is executed, ICCFLASH must be added to Power supply current.



14.3.2 Pin Characteristics

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, T_A = - 40°C to + 125°C)

_		Pin			Value		Uni		
Parameter	Symbol	Name	Conditions	Min	Typ	Max	t	Remarks	
	VIH	Port	-	V _{CC} × 0.7	-	V _{CC} + 0.3	V	CMOS Hysteresis input	
	VIH	inputs Pnn_m	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	AUTOMOTIVE Hysteresis input	
	V _{IHX0S}	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V	
"H" level input voltage	V _{IHX0AS}	X0A	External clock in "Oscillation mode"	V _{CC} × 0.8	-	V _{CC} + 0.3	V		
	VIHR	RSTX	-	V _{CC} × 0.8	1	V _{CC} + 0.3	V	CMOS Hysteresis input	
	V _{IHM}	MD	-	V _{CC} - 0.3	-	V _{CC} + 0.3	V	CMOS Hysteresis input	
	VIHD	DEBUG I/F	-	2.0	-	Vcc + 0.3	V	TTL Input	
	VIL	Port	-	Vss - 0.3	-	V _{CC} × 0.3	V	CMOS Hysteresis input	
	VIL	inputs Pnn_m	-	Vss - 0.3	-	V _{CC} × 0.5	V	AUTOMOTIVE Hysteresis input	
	V _{ILX0S}	X0	External clock in "Fast Clock Input mode"	Vss	1	VD × 0.2	V	VD=1.8V±0.15V	
"L" level input voltage	V _{ILX0AS}	X0A	External clock in "Oscillation mode"	V _{SS} - 0.3	-	V _{CC} × 0.2	V		
	V _{ILR}	RSTX	-	V _{SS} - 0.3	-	V _{CC} × 0.2	V	CMOS Hysteresis input	
	VILM	MD	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	CMOS Hysteresis input	
	V _{ILD}	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input	



5	0	Pin	0		Value		11.14	5
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level	V _{OH4}	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V _{CC} - 0.5	-	Vcc	V	
output voltage	V _{OH3}	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	Vcc - 0.5	-	Vcc	V	
"L" level	V _{OL4}	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OL} = +1.7mA$	-	-	0.4	V	
output voltage	V _{OL3}	3mA type	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	Vold	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25\text{mA}$	0	-	0.25	V	
Input leak current	IIL	Pnn_m	$V_{SS} < V_I < V_{CC}$ $AV_{SS} < V_I <$ AV_{CC} , AV_{CC}	- 1	-	+ 1	μА	
Pull-up resistance value	R _{PU}	Pnn_m	Vcc = 5.0V ±10%	25	50	100	kΩ	
Input capacitance	Cin	Other than C, Vcc, Vss, AVcc, AVss, AVRH	-	-	5	15	pF	





14.4 AC Characteristics

14.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$

Parameter	Symbol	Pin		Value		Unit	Remarks
Parameter	Symbol	Name	Min	Тур	Max	Onn	Remarks
			4	-	8	MHz	When using a crystal oscillator, PLL off
Input frequency	f _C	X0, X1	-	-	8	MHz	When using an opposite phase external clock, PLL off
			4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
		XO	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
Input frequency	f FCI		4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t _{CYLH}	-	125	-	-	ns	
Input clock pulse width	Pwh, PwL	-	55	-	-	ns	









14.4.2 Sub Clock Input Characteristics

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, T_A = - 40°C to + 125°C)

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Parameter	Syllibol	Name	Conditions	Min	Тур	Max	Uiiit		
		VOA	-	-	32.768	-	kHz	When using an oscillation circuit	
Input frequency	f _{CL}	X0A, X1A	-	-	-	100	kHz	When using an opposite phase external clock	
		X0A	-	-	-	50	kHz	When using a single phase external clock	
Input clock cycle	tcyll	-	-	10	-	-	μS		
Input clock pulse width	-	-	P _{WH} /t _{CYLL} , P _{WL} /t _{CYLL}	30	-	70	%		







14.4.3 Built-in RC Oscillation Characteristics

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, T_A = -40°C to + 125°C)

Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Offic	Remarks
Clock frequency	frc	50	100	200	kHz	When using slow frequency of RC oscillator
Clock frequency		1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization	_	80	160	320	μS	When using slow frequency of RC oscillator (16 RC clock cycles)
time	†RCSTAB	64	128	256	μs	When using fast frequency of RC oscillator (256 RC clock cycles)

14.4.4 Internal Clock Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$


Parameter	Symbol	Va	Unit	
Parameter	Symbol	Min	Max	Unit
Internal System clock frequency (CLKS1 and CLKS2)	fclks1, fclks2	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	fclkв, fclkp1	-	32	MHz
Internal peripheral clock frequency (CLKP2)	f _{CLKP2}	-	32	MHz



14.4.5 Operating Conditions of PLL

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, T_A = - 40°C to + 125°C)


Parameter	Symbol	Value			Unit	Remarks	
raianietei	Symbol	Min	Тур	Max	Oilit	Nemarks	
PLL oscillation stabilization wait time	t _{LOCK}	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	f _{PLLI}	4	-	8	MHz		
PLL oscillation clock frequency	f _{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	tpskew	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	



14.4.6 Reset Input

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, T_A = - 40°C to + 125°C)

Parameter	Symbol	Pin Name	Val	Unit	
1 didiliotoi	Cymbol	i iii itaiiio	Min	Max	ot
Reset input time	4	RSTX	10	-	μS
Rejection of reset input time	T RSTL	RSIA	1	-	μs






14.4.7 Power-on Reset Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

Parameter	Symbol	Pin Name		Value	Unit	
Faranietei	Symbol	FIII Name	Min	Тур	Max	Offic
Power on rise time	t _R	Vcc	0.05	-	30	ms
Power off time	toff	Vcc	1	-	-	ms





14.4.8 USART Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C, C_L = 50pF)$

_ ,	Symbo	Pin	1 2	4.5V ≤ V ₀		2.7V ≤ Vo		
Parameter	I	Name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	tscyc	SCKn		4t _{CLKP1}	-	4t _{CLKP1}	-	ns
$SCK \downarrow \to SOT$ delay time	tslovi	SCKn , SOTn		- 20	+ 20	- 30	+ 30	ns
$SOT \to SCK \uparrow delay time$	tovsні	SCKn , SOTn	Internal shift	N×t _{CLKP1} - 20*	-	N×tclkp1 - 30*	-	ns
$SIN \to SCK \uparrow setup \ time$	tıvsнı	SCKn , SINn	olook mode	t _{CLKP1} + 45	-	t _{CLKP1} + 55	-	ns
$SCK \uparrow \to SIN \; hold \; time$	tsнıxı	SCKn , SINn		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
Serial clock "H" pulse width	tshsl	SCKn		tclkp1 + 10	-	tclkp1 + 10	-	ns
$SCK \downarrow \to SOT$ delay time	tslove	SCKn , SOTn	External	-	2t _{CLKP1} + 45	-	2t _{CLKP1} + 55	ns
$SIN \to SCK \uparrow setup \ time$	t _{IVSHE}	SCKn , SINn	shift clock mode	t _{CLKP1} /2 + 10	-	t _{CLKP1} /2 + 10	-	ns
$SCK \uparrow \to SIN \; hold \; time$	t _{SHIXE}	SCKn , SINn		tclkp1 + 10	-	tclkp1 + 10	-	ns
SCK fall time	tF	SCKn		-	20	-	20	ns
SCK rise time	t R	SCKn		-	20	-	20	ns


Notes:


- · AC characteristic in CLK synchronized mode.
- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "CY96600 series HARDWARE MANUAL".
- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn_R is not guaranteed.
- *: Parameter N depends on tscyc and can be calculated as follows:
 - If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then N = k, where k is an integer > 2
 - If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then N = k + 1, where k is an integer > 1

Examples:

tscyc	N
4 × tclkp1	2
5 × t _{CLKP1} , 6 × t _{CLKP1}	3
7 × tclkp1, 8 × tclkp1	4










14.4.9 External Input Timing

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, T_A = - 40°C to + 125°C)

Parameter	Symbol	Pin Name	Value		Unit	Remarks
Parameter	rameter Symbol Pin Nam		Min	Max	Ullit	Remarks
		Pnn_m			General Purpose I/O	
		ADTG_R				A/D Converter trigger input
		TINn				Reload Timer
	tinh, t _{INL}	TTGn	2t _{CLKP1} +200			PPG trigger input
		FRCKn	(t _{CLKP1} =	_	ns	Free-Running Timer input
			1/f _{CLKP1})*			clock
Input pulse width		INn				Input Capture
		AlNn,			Quadrature	Quadrature
		BINn,				Position/Revolution
		ZINn				Counter
		INTn, INTn_R,				External Interrupt
		INTn_R1	200	-	ns	•
		NMI_R				Non-Maskable Interrupt

 $^{^{\}star}$: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.






14.4.10 I²C Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

Parameter	Symbol	Conditions	Typical Mode		High-Speed Mode*4		Unit
Parameter	Symbol	Conditions	Min	Max	Min	Max	Ullit
SCL clock frequency	f _{SCL}		0	100	0	400	kHz
(Repeated) START condition hold							
time	t hdsta		4.0	_	0.6	-	μS
$SDA \downarrow \rightarrow SCL \downarrow$							
SCL clock "L" width	t _{LOW}		4.7	-	1.3	-	μS
SCL clock "H" width	tніgн		4.0	-	0.6	-	μS
(Repeated) START condition setup							
time	t susta		4.7	-	0.6	-	μS
$SCL \uparrow \rightarrow SDA \downarrow$		$C_L = 50pF$,					
Data hold time	thddat	$R = (Vp/I_{OL})^{*1}$	0	3.45* ²	0	0.9*3	0
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	THDDAT		U	3.45	U	0.9	μS
Data setup time	touper		250	_	100	_	ns
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	tsudat		250	_	100	_	115
STOP condition setup time	taurama		4.0	_	0.6	_	0
$SCL \uparrow \rightarrow SDA \uparrow$	tsusto		4.0	_	0.0	_	μS
Bus free time between							
"STOP condition" and	t _{BUS}		4.7	-	1.3	-	μS
"START condition"							
Bulgo width of apikog which will be				(1 1 5)		(1 1 5)	
Pulse width of spikes which will be	tsp	-	0	(1-1.5) × t _{CLKP1} *5	0	(1-1.5) × t _{CLKP1} *5	ns
suppressed by input noise filter				ICLKP1		ICLKP1	

^{*1}: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

^{*5:} t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time.



^{*2:} The maximum thddat only has to be met if the device does not extend the "L" width (tLow) of the SCL signal.

^{*3:} A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250ns".

^{*4:} For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.



14.5 A/D Converter

14.5.1 Electrical Characteristics for the A/D Converter

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to + 125°C)

		Pin		Peremeter Symbol Pin Value			
Parameter	Symbol	Name	Min	Typ	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	V _{OT}	ANn	Typ - 20	AV _{SS} + 0.5LSB	Typ + 20	mV	
Full scale transition voltage	V _{FST}	ANn	Typ - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time*	_	_	1.0	-	5.0	μS	4.5V ≤ AV _{CC} ≤ 5.5V
Compare time	-	_	2.2		8.0	μS	$2.7V \le AV_{CC} < 4.5V$
Compling time*			0.5	-	-	μS	$4.5V \le AV_{CC} \le 5.5V$
Sampling time*	_	-	1.2	-	-	μS	2.7V ≤ AV _{CC} < 4.5V
Power supply	lΑ		-	2.0	3.1	mA	A/D Converter active
current	I _{AH}	AVcc	-	-	3.3	μА	A/D Converter not operated
Reference power supply current	I _R	AVRH	-	520	810	μА	A/D Converter active
(between AVRH and AVss)	I _{RH}		-	-	1.0	μА	A/D Converter not operated
Analog input	Cvin	AN8, 9, 12, 13	-	-	15.5	pF	Normal outputs
capacity	OVIN	AN16 to 23	-	-	17.4	pF	High current outputs
Analog impedance	R _{VIN}	ANn	-	-	1450	Ω	$4.5V \le AV_{CC} \le 5.5V$
Analog impedance	TVIN		-	-	2700	Ω	2.7V ≤ AV _{CC} < 4.5V
Analog port input current (during	Lane	AN8, 9, 12, 13	- 1.0	-	+ 1.0	μА	AVss < Vain <
conversion)	I _{AIN}	AN16 to 23	- 3.0	-	+ 3.0	μА	AV _{CC} , AVRH
Analog input voltage	V _{AIN}	ANn	AV _{SS}	-	AVRH	V	
Reference voltage range	-	AVRH	AVcc - 0.1	-	AVcc	V	
Variation between channels	-	ANn	-	-	4.0	LSB	


^{*:} Time for each channel.



14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance R_{ext}, the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C_{VIN}: Analog input capacity (I/O, analog switch and ADC are contained)
R_{VIN}: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used: Tsamp = $7.62 \times (\text{Rext} \times \text{Cext} + (\text{Rext} + \text{R}_{\text{VIN}}) \times \text{C}_{\text{VIN}})$

- Do not select a sampling time below the absolute minimum permitted value.
 (0.5μs for 4.5V ≤ AV_{CC} ≤ 5.5V, 1.2μs for 2.7V ≤ AV_{CC} < 4.5V)
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1μF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL
 (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and
 comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVss| becomes smaller.



14.5.3 Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

• Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero

transition point (0b00000000000000000001) to the full-scale transition point

(0b1111111110 ←→ 0b1111111111).

• Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to change the

output code by 1LSB.


output code by 123b.

• Total error : Difference between the actual value and the theoretical value. The total error includes zero

transition error, full-scale transition error and nonlinearity error.

• Zero transition voltage : Input voltage which results in the minimum conversion value.

· Full scale transition voltage: Input voltage which results in the maximum conversion value.



Nonlinearity error of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$$
 [LSB]


Differential nonlinearity error of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022}$$

N : A/D converter digital output value.

 V_{OT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0x3FE to 0x3FF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.





1LSB (Ideal value) =
$$\frac{AVRH - AV_{SS}}{1024}$$
 [V]

Total error of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + 0.5LSB\}}{1LSB}$$

N : A/D converter digital output value.

 V_{NT} : Voltage at which the digital output changes from 0x(N + 1) to 0xN.

V_{OT} (Ideal value) = AV_{SS} + 0.5LSB[V] V_{FST} (Ideal value) = AVRH - 1.5LSB[V]



14.6 Low Voltage Detection Function Characteristics


(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to + 125°C)


Parameter	Symbol	Conditions		Value		Unit
Parameter	Symbol	Conditions	Min	Тур	Max	Ullit
	V_{DL0}	CILCR:LVL = 0000 _B	2.70	2.90	3.10	V
	V _{DL1}	CILCR:LVL = 0001 _B	2.79	3.00	3.21	V
	V _{DL2}	CILCR:LVL = 0010 _B	2.98	3.20	3.42	٧
Detected voltage*1	V _{DL3}	CILCR:LVL = 0011 _B	3.26	3.50	3.74	V
	V _{DL4}	CILCR:LVL = 0100 _B	3.45	3.70	3.95	V
	V _{DL5}	CILCR:LVL = 0111 _B	3.73	4.00	4.27	V
	V _{DL6}	CILCR:LVL = 1001 _B	3.91	4.20	4.49	V
Power supply voltage change rate ^{*2}	dV/dt	-	- 0.004	-	+ 0.004	V/μs
L locata na air coidhla		CILCR:LVHYS=0	-	-	50	mV
Hysteresis width	V _{HYS}	CILCR:LVHYS=1	80	100	120	mV
Stabilization time	TLVDSTAB	-	-	-	75	μS
Detection delay time	td	-	-	-	30	μS


^{*1:} If the power supply voltage fluctuates within the time less than the detection delay time (td), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

^{*2:} In order to perform the low voltage detection at the detection voltage (V_{DLX}), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.











14.7 Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

Parameter		Conditions		Value		Unit	Remarks
T di di	1 drameter		Min	Тур	Max	Oint	rtomarto
	Large Sector	T _A ≤ + 105°C	-	1.6	7.5	s	
Sector erase time	Small Sector	-	-	0.4	2.1	s	Includes write time prior to internal erase.
	Security Sector	-	-	0.31	1.65	s	
Word (16-bit) write	Large Sector	T _A ≤ + 105°C	-	25	400	μS	Not including system-level overhead
time	Small Sector	-	-	25	400	μS	time.
Chip erase time		T _A ≤+105°C	-	5.11	25.05	s	Includes write time prior to internal erase.

Note:

While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage ($-0.004V/\mu s$ to $+0.004V/\mu s$) after the external power falls below the detection voltage (V_{DLX})*1.

Write/Erase cycles and data hold time

Write/Erase Cycles (Cycle)	Data Hold Time (Year)
1,000	20 *2
10,000	10 ^{*2}
100,000	5 ^{*2}

^{*1:} See "Low Voltage Detection Function Characteristics".


^{*2:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).




15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


■CY96F625








■CY96F625







■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode



16. Ordering Information

MCU with CAN Controller

Part Number	Flash Memory	Package*
CY96F622RBPMC-GS-UJE1		64-pin plastic LQFP
CY96F622RBPMC-GS-UJE2	Flash A	(LQG064)
CY96F622RBPMC1-GS-UJE1	(64.5KB)	64-pin plastic LQFP
CY96F622RBPMC1-GS-UJE2		(LQD064)
CY96F623RBPMC-GS-UJE1		64-pin plastic LQFP
CY96F623RBPMC-GS-UJE2	Flash A	(LQG064)
CY96F623RBPMC1-GS-UJE2	(96.5KB)	64-pin plastic LQFP (LQD064)
CY96F625RBPMC-GS-UJE1		64-pin plastic LQFP
CY96F625RBPMC-GS-UJE2	Flash A	(LQG064)
CY96F625RBPMC1-GS-UJE1	(160.5KB)	64-pin plastic LQFP
CY96F625RBPMC1-GS-UJE2		(LQD064)

^{*:} For details about package, see "PACKAGE DIMENSION".

MCU without CAN Controller

Part Number	Flash Memory	Package*	
CY96F622ABPMC-GS-UJE1	Flash A (64.5KB)	64-pin plastic LQFP	
CY96F622ABPMC-GS-UJE2		(LQG064)	
CY96F622ABPMC1-GS-UJE1		04 - 1 - 1 - 1 - 1 - 0 - 1 - 1	
CY96F622ABPMC1-GS-UJE2	(04.51(0)	64-pin plastic LQFP (LQD064)	
CY96F622ABPMC1-GS-UJERE2		(LQD004)	
CY96F623ABPMC-GS-UJE1		64-pin plastic LQFP (LQG064)	
CY96F623ABPMC-GS-UJE2	Flash A		
CY96F623ABPMC1-GS-UJE1	(96.5KB)	64-pin plastic LQFP	
CY96F623ABPMC1-GS-UJE2		(LQD064)	
CY96F625ABPMC-GS-UJE2	Flash A	64-pin plastic LQFP (LQG064)	
CY96F625ABPMC1-GS-UJE1	(160.5KB)	64-pin plastic LQFP	
CY96F625ABPMC1-GS-UJE2		(LQD064)	

^{*:} For details about package, see "PACKAGE DIMENSION".



17. Package Dimension

LQG064, 64 Lead Plastic Low Profile Quad Flat Package

Package Type	Package Code	Ĭ
LQFP 64pin	LQG064	
49 H	D1 33 33 E1 E E E E E E E E E E E E E E E	32 32 33 34 34 39 30 30 31 31 32 33 34 34 34 34 34 34 34 34 34
SEE DET	± . © #7	L1 — DETAIL A DETAIL A DETAIL A

SYMBOL	DII	MENSIO	N		
STWIBUL	MIN.	NOM.	MAX.		
Α		_	1.70		
A1	0.00		0.20		
b	0.27	0.32	0.37		
С	0.09		0.20		
D	14.00 BSC				
D1	12	2.00 BS0			
е	0	.65 BSC	;		
E	14	4.00 BS0			
E1	12	2.00 BS0			
L	0.45	0.60	0.75		
L1	0.30	0.50	0.70		
θ	0°	_	8°		

NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- 10 BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ⚠ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION 6 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 6 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13881 **

PACKAGE OUTLINE, 64 LEAD LQFP 12.0X12.0X1.7 MM LQG064 REV**



LQD064, 64 Lead Plastic Low Profile Quad Flat Package



SYMBOL	DIMENSIONS			
STWIBUL	MIN.	NOM.	MAX.	
Α		_	1.70	
A1	0.00	_	0.20	
b	0.15	_	0.2 7	
С	0.09	_	0.20	
D	12.00 BSC.			
D1	10	0.00 BSC).	
е	0	.50 BSC		
E	12.00 BSC.			
E1	10.00 BSC.			
L	0.45	0.60	0.75	
L1	0.30	0.50	0.70	

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- $ot \Delta$ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ${\underline{\&}}$ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.
 ADMINENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- riangleREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- $\underline{\&}$ DIMENSION $_{ extstyle b}$ DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-11499 **

PACKAGE OUTLINE, 64 LEAD LOFP 10.0X10.0X1.7 MM LQD064 Rev**



18. Major Changes

Spansion Publication Number: MB96620 DS704-00008

Page	Section	Change Results		
Revision	2.0			
4	Features	Changed the description of "External Interrupts" Interrupt mask and pending bit per channel		
25 to 20	Handling Procedutions	Interrupt mask bit per channel Added a section		
25 to 28 36	Handling Precautions Electrical Characteristics 3. Dc Characteristics (1) Current Rating	Changed the Conditions for I _{CCSRCH} CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz, CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, Changed the Conditions for I _{CCSRCL} CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz CLKS1/2 = CLKP1/2 = CLKRC = 100kHz		
37		Changed the Conditions for Icctpll PLL Timer mode with CLKP1 = 32MHz → PLL Timer mode with CLKPLL = 32MHz Changed the Value of "Power supply current in Timer modes" Icctpll Typ: 2480µA → 1800µA (T _A = +25°C) Max: 2710µA → 2245µA (T _A = +25°C) Max: 3985µA → 3165µA (T _A = +105°C) Max: 4830µA → 3975µA (T _A = +125°C) Changed the Conditions for Icctrcl RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped) → RC Timer mode with CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC stopped)		
38		Changed the annotation *2 Power supply for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current. → The current for "On Chip Debugger" part is not included.		
49	4. Ac Characteristics (10) I ² c Timing	Added parameter, "Noise filter" and an annotation *5 for it Added tsp to the figure		
51	5. A/D Converter (2) Accuracy And Setting Of The A/D Converter Sampling Time	Deleted the unit "[Min]" from approximation formula of Sampling time		
56	7. Flash Memory Write/Erase Characteristics	Changed the condition (Vcc = AVcc = 2.7V to 5.5V, VD=1.8V \pm 0.15V, Vss = AVss = 0V, TA = -40°C to + 125°C) Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, TA = -40°C to + 125°C)		



Page	Section	Change Results
56	Electrical Characteristics 7. Flash Memory Write/Erase Characteristics	Changed the Note While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing, be sure to turn the power off by using an external voltage detector.
		While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.
60	Ordering Information	Deleted the Part number MCU with CAN controller MB96F622RBPMC-GTE2 MB96F622RBPMC1-GTE2 MB96F623RBPMC-GTE2 MB96F623RBPMC1-GTE2 MB96F625RBPMC-GTE2 MB96F625RBPMC1-GTE2 MCU without CAN controller MB96F622ABPMC-GTE2 MB96F622ABPMC1-GTE2 MB96F623ABPMC1-GTE2 MB96F623ABPMC1-GTE2 MB96F625ABPMC1-GTE2 MB96F625ABPMC-GTE2 MB96F625ABPMC-GTE2 MB96F625ABPMC1-GTE2
Revision 2	2.1 -	Company name and layout design change
Rev.*B	<u> -</u>	Company hame and layout design change
5, 7, 59, 60, 61, 62	Product Lineup Pin Assignment Ordering Information Package Dimension	Package description modified to JEDEC description. FPT-64P-M23 → LQG064 FPT-64P-M24 → LQD064
59	16. Ordering Information	Added the following part number. MB96F622RBPMC-GS-UJE1 MB96F622RBPMC1-GS-UJE1 MB96F622RBPMC1-GS-UJE1 MB96F622RBPMC1-GS-UJE2 MB96F623RBPMC-GS-UJE1 MB96F623RBPMC-GS-UJE1 MB96F623RBPMC1-GS-UJE1 MB96F623RBPMC1-GS-UJE1 MB96F625RBPMC-GS-UJE1 MB96F625RBPMC-GS-UJE1 MB96F625RBPMC1-GS-UJE1 MB96F625RBPMC1-GS-UJE1 MB96F625RBPMC1-GS-UJE1 MB96F622ABPMC1-GS-UJE1 MB96F622ABPMC1-GS-UJE1 MB96F622ABPMC1-GS-UJE1 MB96F623ABPMC1-GS-UJE1 MB96F623ABPMC1-GS-UJE1 MB96F623ABPMC1-GS-UJE1 MB96F623ABPMC1-GS-UJE1 MB96F623ABPMC1-GS-UJE1 MB96F625ABPMC1-GS-UJE1 MB96F625ABPMC1-GS-UJE1 MB96F625ABPMC1-GS-UJE1 MB96F625ABPMC1-GS-UJE1 MB96F625ABPMC1-GS-UJE1 MB96F625ABPMC1-GS-UJE1 MB96F625ABPMC1-GS-UJE1 MB96F625ABPMC1-GS-UJE1 MB96F625ABPMC1-GS-UJE1



Page	Section		Ci	nange Results
Rev.*C				
11	5. Pin Circuit Type	The shading name.	parts below	revised I/O circuit type and Pin
		Error)		
		Pin No.	I/O Circuit Type*	Pin Name
		33	N	P04_5 / SCL0
		34	0	DEBUG I/F
		35	Н	P17_0
		36	С	MD
		37	Α	X0
		38	Α	X1
		39	Supply	Vss
		40	В	P04_0 / X0A
		41	В	P04_1 / X1A
		42	С	RSTX
		43	J	P11_7 / SEG3 / IN0_R
		44	J	P11_0 / COM0
		45	J	P11_1 / COM1 / PPG0_R
		46	J	P11_2 / COM2 / PPG1_R
		47	J	P11_3 / COM3 / PPG2_R
		48	J	P12_0 / SEG4 / IN1_R
		49	J	P12_1 / SEG5 / TIN1_R / PPG0_B
		50	J	P12_2 / SEG6 / TOT1_R / PPG1_B
		51	J	P12_4 / SEG8
		52	J	P12_5 / SEG9 / TIN2_R / PPG2_B
		53	J	P12_6 / SEG10 / TOT2_R / PPG3_B
		54	J	P12_7 / SEG11 / INT1_R
		55	J	P01_1 / SEG21 / CKOT1
		56	J	P01_3 / SEG23
		57	L	P03_0 / SEG36 / V0
		58	L	P03_1 / SEG37 / V1
		59	L	P03_2 / SEG38 / V2
		60	L	P03_3 / SEG39 / V3
		61	М	P03_4 / RX0 / INT4
		62	H	P03_5 / TX0
		63	Н	P03_6 / INT0 / NMI
		64	Supply	Vcc



11	5. Pin Circuit Type	Correct)		
		Pin No.	I/O Circui t Type*	Pin Name
		33	Н	P01_1 / TOT1 / CKOTX1 / OUT1 R
		34	Н	P01_2 / INT11_R
		35	Н	P01_3
		36	Н	P01_4 / PPG4_B
		37	М	P01_5 / SIN2_R / INT7_R
		38	Н	P01_6 / SOT2_R / PPG6_B
		39	М	P01_7 / SCK2_R / PPG7_B
		40	Н	P02_0 / PPG12 / CKOT1_R
		41	H	P02_1
		42	Н	P02_2 / ZIN0 / PPG14 / CKOT0_R
		43	H	P02_3
		44	Н	P02_4 / AIN0 / IN0 / TTG0
		45	С	RSTX
		46	Α	X1
		47	Α	X0
		48	Supply	Vss
		49	Supply	Vcc
		50	F	С
		51	H	P02_5 / BIN0 / IN1 / TTG1 / ADTG_R
		52	N	P04_4 / SDA0 / FRCK0
		53	N	P04_5 / SCL0 / FRCK1
		54	K	P03_0 / AIN1 / IN4 / TTG4 / TTG12 / AN24
		55	K	P03_1 / BIN1 / IN5 / TTG5 / TTG13 / AN25
		56	М	P03_2 / INT10_R / RX2
		57	Н	P03_3 / TX2
		58	K	P03_4 / OUT4 / AN28
		59	K	P03_5 / OUT5 / AN29
		60	K	P03_6 / ZIN1 / OUT6 / AN30
		61	K	P03_7 / OUT7 / AN31
		62	K	P06_0 / AN0 / PPG0
		63	K	P06_1 / AN1 / PPG1
		64	Supply	AVcc
Rev.*D				



Page	Section	Change Results
P59	16. Ordering Information	Deleted the Part number MCU with CAN controller MB96F623RBPMC1-GS-UJE1
P60		Deleted the Part number MCU without CAN controller MB96F625ABPMC-GS-UJE1
Rev.*E		
-	Marketing Part Numbers changed from an N	MB prefix to a CY prefix.
59 to 60	16. Ordering Information	Revised Marketing Part Numbers as follows:
		Before) MCU with CAN Controller MB96F622RBPMC-GSE1 MB96F622RBPMC-GS-UJE1 MB96F622RBPMC-GSE2 MB96F622RBPMC-GSE1 MB96F622RBPMC-GSE1 MB96F622RBPMC1-GSE1 MB96F622RBPMC1-GSE1 MB96F622RBPMC1-GSE1 MB96F622RBPMC1-GSE2 MB96F622RBPMC1-GSE2 MB96F623RBPMC-GSE1 MB96F623RBPMC-GSE1 MB96F623RBPMC-GSE1 MB96F623RBPMC-GS-UJE1 MB96F623RBPMC-GS-UJE2 MB96F623RBPMC-GS-UJE2 MB96F623RBPMC1-GSE1 MB96F623RBPMC1-GSE1 MB96F623RBPMC1-GSE1 MB96F623RBPMC1-GSE1 MB96F623RBPMC1-GSE1 MB96F623RBPMC1-GSE1 MB96F625RBPMC-GS-UJE2 MB96F625RBPMC-GS-UJE2 MB96F625RBPMC-GS-UJE1 MB96F625RBPMC-GS-UJE1 MB96F625RBPMC-GS-UJE1 MB96F625RBPMC1-GSE1 MB96F625RBPMC1-GSE1 MB96F625RBPMC1-GSE1 MB96F625RBPMC1-GS-UJE1 MB96F625RBPMC1-GS-UJE1 MB96F625RBPMC1-GS-UJE1 MB96F625RBPMC1-GS-UJE1 MB96F625RBPMC1-GS-UJE1 MB96F625RBPMC1-GS-UJE1 MB96F622ABPMC1-GS-UJE1 MB96F622ABPMC-GS-UJE1 MB96F622ABPMC-GS-UJE1 MB96F622ABPMC-GS-UJE1 MB96F622ABPMC-GS-UJE1 MB96F622ABPMC-GS-UJE1 MB96F622ABPMC-GS-UJE1 MB96F622ABPMC1-GSE1 MB96F622ABPMC1-GSE1 MB96F622ABPMC1-GSE1 MB96F622ABPMC1-GSE1 MB96F622ABPMC1-GSE1 MB96F622ABPMC1-GSE1 MB96F622ABPMC1-GSE2 MB96F622ABPMC1-GSE2 MB96F622ABPMC1-GSE2 MB96F622ABPMC1-GSE2 MB96F622ABPMC1-GS-UJE2



Page	Section	Change Results
59 to 60	16. Ordering Information	MB96F623ABPMC-GSE1 MB96F623ABPMC-GS-UJE1 MB96F623ABPMC-GS-UJE2 MB96F623ABPMC-GS-UJE2 MB96F623ABPMC-GTE1 MB96F623ABPMC1-GSE1 MB96F623ABPMC1-GS-UJE1 MB96F623ABPMC1-GS-UJE1 MB96F623ABPMC1-GS-UJE2 MB96F623ABPMC1-GTE1 MB96F625ABPMC-GSE1 MB96F625ABPMC-GSE1 MB96F625ABPMC-GSE2 MB96F625ABPMC-GS-UJE2
59	16. Ordering Information	After) MCU with CAN Controller CY96F622RBPMC-GS-UJE1 CY96F622RBPMC1-GS-UJE2 CY96F622RBPMC1-GS-UJE1 CY96F622RBPMC1-GS-UJE2 CY96F623RBPMC-GS-UJE1 CY96F623RBPMC-GS-UJE2 CY96F623RBPMC1-GS-UJE2 CY96F625RBPMC-GS-UJE1 CY96F625RBPMC-GS-UJE1 CY96F625RBPMC-GS-UJE1 CY96F625RBPMC1-GS-UJE2 CY96F625RBPMC1-GS-UJE2
		MCU without CAN Controller CY96F622ABPMC-GS-UJE1 CY96F622ABPMC-GS-UJE2 CY96F622ABPMC1-GS-UJE1 CY96F622ABPMC1-GS-UJE2 CY96F622ABPMC1-GS-UJERE2 CY96F623ABPMC-GS-UJE1 CY96F623ABPMC-GS-UJE2 CY96F623ABPMC1-GS-UJE2 CY96F625ABPMC1-GS-UJE2 CY96F625ABPMC1-GS-UJE2 CY96F625ABPMC1-GS-UJE2 CY96F625ABPMC1-GS-UJE1 CY96F625ABPMC1-GS-UJE1



Document History

Document Title: CY96620 Series F²MC-16FX 16-Bit Microcontroller

Document Number: 002-04712

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	KSUN	01/31/2014	Migrated to Cypress and assigned document number 002-04712. No change to document contents or format.
*A	5137624	KSUN	02/17/2016	Updated to Cypress format.
*B	5735123	KUME	05/15/2017	Updated the Ordering Information and the Package Dimension For details, please see 18. Major Changes.
*C	5749379	MIYH	05/25/2017	Updated the I/O circuit type and Pin name of 5.Pin Circuit Type For details, please see 18. Major Changes.
*D	5809040	MIYH	07/11/2017	Updated the Ordering Information For details, please see 18. Major Changes.
*E	5978310	MIYH	11/30/2017	Revised the following items: Marketing Part Numbers changed from an MB prefix to a CY prefix. 16. Ordering Information For details, please see 18. Major Changes.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/wireless

Products

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu PS₀C cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software is obstraver is binary code forware extensily to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or combilistion of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended of the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04712 Rev.*E November 30, 2017 Page 69 of 69