

The ES1022SI IC provides four delay adjustable sequenced outputs while monitoring an input voltage all with a minimum of external components.

High performance DSP, FPGA,  $\mu$ P and various sub-systems require input power sequencing for proper functionality at initial power up and the ES1022SI provides this function while monitoring the distributed voltage for over and undervoltage compliance.

This IC operates over the +3.3V to +24V nominal voltage range. It has a user adjustable time from UV and OV voltage compliance to sequencing start via an external capacitor when in auto start mode and adjustable time delay to subsequent EN output signal via external resistors.

Additionally, the ES1022SI provides I/O for sequencing on and off operation (SEQ\_EN) and for voltage window compliance reporting (FAULT) over the +3.3V to +24V nominal voltage range.

Easily daisy chained for more than 4 sequenced signals.

Altogether, the ES1022SI provides these adjustable features with a minimum of external BOM. See Figure 1 for typical implementation.

## Features

- Adjustable Delay to Subsequent EN Signal
- Adjustable Delay to Sequence Auto Start
- Adjustable Distributed Voltage Monitoring
- Under and Overvoltage Adjustable Delay to Auto Start Sequence
- I/O Options: EN and SEQ\_EN
- Voltage Compliance Fault Output
- Pb-Free Plus Anneal Available (RoHS Compliant)

## Applications

- Power Supply Sequencing
- System Timing Function




FIGURE 1. ES1022SI IMPLEMENTATION

## Ordering Information


PART NUMBER (Note 1)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #
ES1022SI*	ES1022SI	-40 to +85	14 Ld SOIC	M14.15
EVB-ES1022SI	Evaluation Platform			

\*Add "-T" suffix for tape and reel. Please refer to Packing and Marking Information: [www.altera.com/support/reliability/packing/rel-packing-and-marking.html](http://www.altera.com/support/reliability/packing/rel-packing-and-marking.html)

### NOTES:

1. Altera Enpirion Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Altera Enpirion Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Pinout



## Pin Descriptions

Pin Number	PIN NAME	FUNCTION DESCRIPTION
1	EN_D	EN output D. Active high open drain sequenced output. Sequenced on after EN_C and first output to sequence off. Pulls low with $V_{IN} < 1V$ .
2	EN_C	EN output C. Active high open drain sequenced output. Sequenced on after EN_B and sequenced off after EN_D. Pulls low with $V_{IN} < 1V$ .
3	EN_B	EN output B. Active high open drain sequenced output. Sequenced on after EN_A and sequenced off after EN_C. Pulls low with $V_{IN} < 1V$ .
4	EN_A	EN output A. Active high open drain sequenced output. Sequenced on after CTIME period and sequenced off after EN_B. Pulls low with $V_{IN} < 1V$ .
5	OV	The voltage on this pin must be under its 1.22V Vth or the four EN outputs will be immediately pulled down.
6	UV	The voltage on this pin must be over its 1.22V Vth or the four EN outputs will be immediately pulled down.
7	GND	IC ground.
8	FAULT	The $V_{IN}$ voltage when not within the desired UV to OV window will cause FAULT to be released to be pulled high to a voltage equal to or less than $V_{IN}$ via an external resistor.
9	SEQ_EN	This pin provides a sequence on signal input with a high input. Internally pulled high to ~2.4V.
10	TIME	This pin provides a 2.6 $\mu$ A current output so that an adjustable $V_{IN}$ valid to sequencing on and off start delay period is created with a capacitor to ground.
11	TDLY_AB	A resistor connected from this pin to ground determines the time delay from EN_A being active to EN_B being active on turn-on and also going inactive on turn-off via the SEQ_EN input.
12	TDLY_BC	A resistor connected from this pin to ground determines the time delay from EN_B being active to EN_C being active on turn-on and also going inactive on turn-off via the SEQ_EN input.
13	TDLY_CD	A resistor connected from this pin to ground determines the time delay from EN_C being active to EN_D being active on turn-on and also going inactive on turn-off via the SEQ_EN input.
14	VIN	IC Bias Pin Nominally 3.3V to 24V This pin requires a 1 $\mu$ F decoupling capacitor close to IC pin.

## Absolute Maximum Ratings

$V_{IN}$ , EN, FAULT ..... 27V, to -0.3V  
 TIME, TDLY\_AB, TDLY\_BC, TDLY\_CD, UV, OV .+6V, to -0.3V  
 SEQ\_EN .....  $V_{IN}+0.3V$ , to -0.3V  
 EN Output Current ..... 10mA

## Operating Conditions

Temperature Range ..... -40°C to +85°C  
 Supply Voltage Range (Nominal) ..... 3.3V to 24V

**CAUTION:** Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

2.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air.

## Thermal Information

Thermal Resistance (Typical, Note 2) .....  $\theta_{JA}$  (°C/W)  
 14 Ld SOIC ..... 110  
 Maximum Junction Temperature (Plastic Package) ..... +125°C  
 Maximum Storage Temperature Range ..... -65°C to +150°C  
 Maximum Lead Temperature (Soldering 10s) ..... +300°C  
 (SOIC Lead Tips Only)

## Electrical Specifications


Nominal  $V_{IN}$  = 3.3V to +24V,  $T_A = T_J$  = -40°C to +85°C, Unless Otherwise Specified.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>UV AND OV INPUTS</b>						
UV/OV Rising Threshold	$V_{UVRvth}$		1.16	1.21	1.28	V
UV/OV Falling Threshold	$V_{UVFvth}$		1.06	1.10	1.18	V
UV/OV Hysteresis	$V_{UVhys}$	$V_{UVRvth} - V_{UVFvth}$	-	104	-	mV
UV/OV Input Current	$I_{UV}$		-	10	-	nA
<b>TIME, EN OUTPUTS</b>						
TIME Pin Charging Current	$I_{TIME}$		-	2.6	-	μA
TIME Pin Threshold	$V_{TIME\_VTH}$		1.9	2.0	2.25	V
Time from $V_{IN}$ Valid to EN_A	$t_{VINSEQpd}$	SEQ_EN = high, $C_{TIME}$ = open	-	30	-	μs
	$t_{VINSEQpd\_10}$	SEQ_EN = high, $C_{TIME}$ = 10nF	-	7.7	-	ms
	$t_{VINSEQpd500}$	SEQ_EN = high, $C_{TIME}$ = 500nF	-	435	-	ms
Time from $V_{IN}$ Invalid to Shutdown	$t_{shutdown}$	UV or OV to simultaneous shutdown	-	-	1	μs
EN Output Resistance	$R_{EN}$	$I_{EN}$ = 1mA	-	100	-	Ω
EN Output Low	$V_{ol}$	$I_{EN}$ = 1mA	-	0.1	-	V
EN Pull-down Current	$I_{pulld}$	EN = 1V	10	15	-	mA
Delay to Subsequent EN Turn-on/off	$t_{del\_120}$	$R_{TX}$ = 120kΩ	155	195	240	ms
	$t_{del\_3}$	$R_{TX}$ = 3kΩ	3.5	4.7	6	ms
	$t_{del\_0}$	$R_{TX}$ = 0Ω	-	0.5	-	ms
<b>SEQUENCE EN AND FAULT I/O</b>						
$V_{IN}$ Valid to FAULT Low	$t_{FTL}$		15	30	50	μs
$V_{IN}$ Invalid to FAULT High	$t_{FLH}$		-	0.5	-	μs
FAULT Pull-down Current		FAULT = 1V	10	15	-	mA
SEQ_EN Pull-up Voltage	$V_{SEQ}$	SEQ_EN open	-	2.4	-	V
SEQ_EN Low Threshold Voltage	$V_{ilSEQ\_EN}$		-	-	0.3	V
SEQ_EN High Threshold Voltage	$V_{ihSEQ\_EN}$		1.2	-	-	V
Delay to EN_A Deasserted	$t_{SEQ\_EN\_ENA}$	SEQ_EN low to EN_A low	-	0.2	1	μs

**Electrical Specifications** Nominal  $V_{IN} = 3.3V$  to  $+24V$ ,  $T_A = T_J = -40^{\circ}C$  to  $+85^{\circ}C$ , Unless Otherwise Specified. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS						
IC Supply Current	$I_{VIN\_3.3V}$	$V_{IN} = 3.3V$	-	191	-	$\mu A$
	$I_{VIN\_12V}$	$V_{IN} = 12V$	-	246	400	$\mu A$
	$I_{VIN\_24V}$	$V_{IN} = 24V$	-	286	-	$\mu A$
$V_{IN}$ Power On Reset	$V_{IN\_POR}$	$V_{IN}$ low to high	-	2.3	2.8	V

## Functional Block Diagram



## Functional Description

ES1022SI provides four delay adjustable sequenced outputs while monitoring a single distributed voltage in the nominal range of 3.3V to 24V for both under and overvoltage. Only when the voltage is in compliance will the ES1022SI initiate the pre-programmed A-B-C-D sequence of the EN outputs. Although this IC has a bias range of 3.3V to 24V it can monitor any voltage  $>1.22V$  via the external divider if a suitable bias voltage is otherwise provided.

During initial bias voltage ( $V_{IN}$ ) application the ES1022SI EN outputs are held low once  $V_{IN} = 1V$ . Once  $V_{IN} > V_{bias}$  power on reset threshold (POR) of 2.8V,  $V_{IN}$  is constantly monitored for compliance via the input voltage resistor divider and the voltages on the UV and OV pins and reported by the FAULT output. Internally, voltage regulators generate 3.5V and 1.17V  $\pm 5\%$  voltage rails for internal usage once  $V_{IN} > POR$ . Once  $UV > 1.22V$  and with the SEQ\_EN pin high or open, the auto sequence of the four EN outputs begins as the TIME pin charges its external capacitor with a 2.6 $\mu A$  current source. The voltage on TIME is compared to the internal reference ( $V_{TIME\_VTH}$ ) comparator input and when greater than  $V_{TIME\_VTH}$  the EN\_A is released to go high via an external pull-up resistor or a pull-up in a DC/DC converter EN input, for example. The time delay generated by the external capacitor is to assure continued voltage compliance within the programmed limits, as during this time any OV or UV condition will halt the start-up process. TIME cap is discharged once  $V_{TIME\_VTH}$  is met.

Once EN\_A is active (released high on the ES1022SI) a counter is started and using the resistor on TDLY\_AB as a timing component a delay is generated before EN\_B is activated. At this time, the counter is restarted using the resistor on TDLY\_BC as its timing component for a separate timed delay until EN\_C is activated. This process is repeated for the resistor on TDLY\_CD to complete the A-B-C-D sequencing order of the EN outputs. At any time during sequencing if an OV or UV event is registered, all four EN outputs will immediately return to their low reset state.  $C_{TIME}$  is immediately discharged after initial ramp up thus waiting for subsequent voltage compliance to restart. Once sequencing is complete, any subsequently registered UV or OV event will trigger an immediate and simultaneous reset of all EN outputs.

On the ES1022SI, enabling of on or off sequencing can also be signaled via the SEQ\_EN input pin once voltage compliance is met. Initially, the SEQ\_EN pin should be held low and released when sequence start is desired. SEQ\_EN is internally pulled high and sequencing is enabled unless it is pulled low. The on sequence of the EN outputs is as previously described. The off sequence is D off, then C off, then B off and finally A off. Once SEQ\_EN is signaled low, the TIME cap is charged to 2V once again. Once this  $V_{th}$  is reached, EN\_D transitions to its reset state and CTIM is discharged. A delay and subsequent sequence off is then determined by TDLY\_CD resistor to EN\_C. Likewise, a delay to EN\_B and then EN\_A turn-off is determined by TDLY\_BC and TDLY\_AB resistor values respectively.

The FAULT signal is always valid at operational voltages and can be used as justification for SEQ\_EN release or even controlled with an RC timer for sequence on.

## Programming the Under and Overvoltage Limits

When choosing resistors for the divider remember to keep the current through the string bounded by power loss at the top end and noise immunity at the bottom end. For most applications, total divider resistance in the 10k $\Omega$  to 1000k $\Omega$  range is advisable with high precision resistors being used to reduce monitoring error. Although for the ES1022SI, two dividers of two resistors each can be employed to separately monitor the OV and UV levels for the  $V_{IN}$  voltage. We will discuss using a single three resistor string for monitoring the  $V_{IN}$  voltage, referencing Figure 1. In the three resistor divider string with  $R_u$  (upper),  $R_m$  (middle) and  $R_l$  (lower), the ratios of each in combination to the other two is balanced to achieve the desired UV and OV trip levels. Although this IC has a bias range of 3.3V to 24V, it can monitor any voltage >1.22V.

The ratio of the desired overvoltage trip point to the internal reference is equal to the ratio of the two upper resistors to the lowest (gnd connected) resistor.

The ratio of the desired undervoltage trip point to the internal reference voltage is equal to the ratio of the uppermost (voltage connected) resistor to the lower two resistors.

These assumptions are true for both rising (turn-on) or falling (shutdown) voltages.

The following is a practical example worked out. For detailed equations on how to perform this operation for a given supply requirement please see the next section.

1. Determine if turn-on or shutdown limits are preferred. In this example, we will determine the resistor values based on the shutdown limits.
2. Establish lower and upper trip level: 12V  $\pm$ 10% or 13.2V (OV) and 10.8V (UV)
3. Establish total resistor string value: 100k $\Omega$ ,  $I_r$  = divider current
4.  $(R_m + R_l) \times I_r = 1.1V$  @ UV and  $R_l \times I_r = 1.2V$  @ OV
5.  $R_m + R_l = 1.1V / I_r$  @ UV =  $R_m + R_l = 1.1V / (10.8V / 100k\Omega) = 10.370k\Omega$
6.  $R_l = 1.2V / I_r$  @ OV =  $R_l = 1.2V / (13.2V / 100k\Omega) = 9.242k\Omega$
7.  $R_m = 10.370k\Omega - 9.242k\Omega = 1.128k\Omega$
8.  $R_u = 100k\Omega - 10.370k\Omega = 89.630k\Omega$
9. Choose standard value resistors that most closely approximate these ideal values. Choosing a different total divider resistance value may yield a more ideal ratio with available resistor's values.

In our example, with the closest standard values of  $R_u = 90.9k\Omega$ ,  $R_m = 1.13k\Omega$  and  $R_l = 9.31k\Omega$ , the nominal UV falling and OV rising will be at 10.9V and 13.3V respectively.

## Programming the EN Output Delays

The delay timing between the four sequenced EN outputs are programmed with four external passive components. The delay from SEQ\_EN being valid to EN\_A is determined by the value of the capacitor on the TIME pin to GND. The external TIME pin capacitor is charged with a 2.6 $\mu A$  current source. Once the voltage on TIME is charged up to the internal

reference voltage, ( $V_{\text{TIME\_VTH}}$ ) the EN\_A output is released out of its reset state. The capacitor value for a desired delay ( $\pm 10\%$ ) to EN\_A once  $V_{\text{IN}}$  and SEQ\_EN where applicable has been satisfied is determined by:

$$C_{\text{TIME}} = t_{\text{VINSEQpd}} / 770k\Omega$$

Once EN\_A reaches  $V_{\text{TIME\_VTH}}$ , the TIME pin is pulled low in preparation for a sequenced off signal via SEQ\_EN. At this time, the sequencing of the subsequent outputs is started. EN\_B is released out of reset after a programmable time, then EN\_C, then EN\_D, all with their own programmed delay times.

The subsequent delay times are programmed with a single external resistor for each EN output providing maximum flexibility to the designer through the choice of the resistor value connected from TDLY\_AB, TDLY\_BC and TDLY\_CD pins to GND. The resistor values determine the charge and discharge rate of an internal capacitor comprising an RC time constant for an oscillator whose output is fed into a counter generating the timing delay to EN output sequencing.

The  $R_{\text{TX}}$  value for a given delay time is defined as:

$$R_{\text{TX}} = t_{\text{del}} / 1667nF$$

## An Advanced Tutorial on Setting UV and OV Levels

This section discusses in additional detail the nuances of setting the UV and OV levels, providing more insight into the ES1022SI than the earlier text.

The following equation set can alternatively be used to work out ideal values for a 3 resistor divider string of  $R_u$ ,  $R_m$  and  $R_l$ . These equations assume that  $V_{\text{REF}}$  is the center point between  $V_{\text{UVRvth}}$  and  $V_{\text{UVFvth}}$  (i.e.  $(V_{\text{UVRvth}} + V_{\text{UVFvth}}) / 2 = 1.17V$ ),  $I_{\text{load}}$  is the load current in the resistor string (i.e.  $V_{\text{IN}} / (R_u + R_m + R_l)$ ),  $V_{\text{IN}}$  is the nominal input voltage and  $V_{\text{tol}}$  is the acceptable voltage tolerance, such that the UV and OV thresholds are centered at  $V_{\text{IN}} \pm V_{\text{tol}}$ . The actual acceptable voltage window will also be affected by the hysteresis at the UV and OV pins. This hysteresis is amplified by the resistor string such that the hysteresis at the top of the string is:

$$V_{\text{hys}} = V_{\text{UVhys}} \times V_{\text{OUT}} / V_{\text{REF}}$$

This means that the  $V_{\text{IN}} \pm V_{\text{tol}}$  thresholds will exhibit hysteresis resulting in thresholds of  $V_{\text{IN}} + V_{\text{tol}} \pm V_{\text{hys}}/2$  and  $V_{\text{IN}} - V_{\text{tol}} \pm V_{\text{hys}}/2$ .

There is a window between the  $V_{\text{IN}}$  rising UV threshold and the  $V_{\text{IN}}$  falling OV threshold where the input level is guaranteed not to be detected as a fault. This window exists between the limits  $V_{\text{IN}} \pm (V_{\text{tol}} - V_{\text{hys}}/2)$ . There is an extension of this window in each direction up to  $V_{\text{IN}} \pm (V_{\text{tol}} + V_{\text{hys}}/2)$ , where the voltage may or may not be detected as a fault, depending on the direction from which it is approached. These two equations may be used to determine the required value of  $V_{\text{tol}}$  for a given system. For example, if  $V_{\text{IN}}$  is 12V,  $V_{\text{hys}} = (0.1 \times 12) / 1.17 = 1.03V$ . If  $V_{\text{IN}}$  must remain within  $12V \pm 1.5V$ ,  $V_{\text{tol}} = 1.5 - 1.03/2 = 0.99V$ . This will give a window of  $12 \pm 0.48V$  where the system is guaranteed not to be in fault and a limit of  $12 \pm 1.5V$  beyond which the system is guaranteed to be in fault.

It is wise to check both these voltages, for if the latter is made too tight, the former will cease to exist. This point comes when  $V_{\text{tol}} < V_{\text{hys}}/2$  and results from the fact that the acceptable window for the OV pin no longer aligns with the acceptable window for the UV pin. In this case, the application will have to be changed such that UV and OV are provided separate resistor strings. In this case, the UV and OV thresholds can be individually controlled by adjusting the relevant divider.

The previous example will give voltage thresholds of:

with  $V_{\text{IN}}$  rising

$$UVR = V_{\text{IN}} - V_{\text{tol}} + V_{\text{hys}}/2 = 11.5V \text{ and}$$

$$OVR = V_{\text{IN}} + V_{\text{tol}} + V_{\text{hys}}/2 = 13.5V$$

with  $V_{\text{IN}}$  falling

$$OVf = V_{\text{IN}} + V_{\text{tol}} - V_{\text{hys}}/2 = 12.5V \text{ and}$$

$$UVf = V_{\text{IN}} - V_{\text{tol}} - V_{\text{hys}}/2 = 10.5V.$$

So with a single three resistor string, the resistor values can be calculated as:

$$R_l = (V_{\text{REF}} / I_{\text{load}}) (1 - V_{\text{tol}} / V_{\text{IN}})$$

$$R_m = 2(V_{\text{REF}} \times V_{\text{tol}}) / (V_{\text{IN}} \times I_{\text{load}})$$

$$R_u = 1 / I_{\text{load}} \times (V_{\text{IN}} - V_{\text{REF}} (1 + V_{\text{tol}} / V_{\text{IN}}))$$

For the above example, with  $V_{tol} = 0.99V$ , assuming a  $100\mu A$  Iload at  $V_{IN} = 12V$ :

$$R_l = 10.7k\Omega$$

$$R_m = 1.9k\Omega$$

$$R_u = 107.3k\Omega$$




FIGURE 2. ES1022SI OPERATIONAL DIAGRAM




FIGURE 3. ES1022SI FAULT OPERATIONAL DIAGRAM

## Typical Performance Curves




FIGURE 4. UV/OV RISING THRESHOLD




FIGURE 5.  $V_{IN}$  CURRENT



## Applications Usage

### Using the EVB-ES1022SI Platform

The EVB-ES1022SI platform is the primary evaluation board for this family of sequencers. See Figure 15 for photograph and schematic. The evaluation board is shipped with an ES1022SI mounted in the left position and with the other device variants loose packed. In the following discussion, test points names are **bold** on initial occurrence for identification.

The **V<sub>IN</sub>** test point is the chip bias and can be biased from 3.3V to 24V. The **V<sub>HI</sub>** test point is for the EN and **FAULT** pull-up voltage which are limited to a maximum of 24V independent of **V<sub>IN</sub>**. The UV/OV resistor divider is set so that a nominal 12V on the **V<sub>MONITOR</sub>** test point is compliant and with a rising OV set at 13.2V and a falling UV set at 10.7V. These three test points (**V<sub>IN</sub>**, **V<sub>HI</sub>** and **V<sub>MONITOR</sub>**) are brought out separately for maximum flexibility in evaluation.

**V<sub>MONITOR</sub>** ramping up and down through the UV and OV levels will result in the **FAULT** output signaling the out of bound conditions by being released to pull high to the **V<sub>HI</sub>** voltage as shown in Figures 6 and 7.

Once the voltage monitoring **FAULT** is resolved and where applicable, the **SEQ\_EN** is satisfied, sequencing of the **EN\_X** outputs begins. When sequence enabled the **EN\_A**, **EN\_B**, **EN\_C** and lastly **EN\_D** are asserted in that order and when **SEQ\_EN** is disabled the order is reversed. See Figures 8 and 9 demonstrating the sequenced enabling and disabling of the EN outputs. The timing between EN outputs is set by the resistor values on the **TDLY\_AB**, **TDLY\_BC**, **TDLY\_CD** pins as shown. Figure 10 illustrates the timing from either **SEQ\_EN** and/or **V<sub>MONITOR</sub>** being valid to **EN\_A** being asserted with a 10nF **TIME** capacitor. Figure 11 shows that **EN\_X** outputs are pulled low even before **V<sub>IN</sub>** = 1V. This is critical to ensure that a false EN is not signaled. Figure 12 shows the time from **SEQ\_EN** transition with the voltage ramping across the **TIME** capacitor to **TIME V<sub>th</sub>** being met. This results in the immediate pull down of the **TIME** pin and simultaneous **EN\_A** enabling.




FIGURE 6. VMONITOR RISING TO FAULT




FIGURE 7. VMONITOR FALLING TO FAULT




FIGURE 8. EN\_X TO EN\_X ENABLING




FIGURE 9. EN\_X TO EN\_X DISABLING




FIGURE 10.  $V_{IN}/SEQ\_EN$  VALID TO EN\_AFIGURE 11. EN AS  $V_{IN}$  RISES

FIGURE 12. SEQ\_EN TO EN\_A




FIGURE 13. OV AND UV TRANSIENT IMMUNITY

## Application Recommendations

Best practices  $V_{IN}$  decoupling is required, a  $1\mu\text{F}$  capacitor is recommended.

Coupling from the EN\_X pins to the sensitive UV and OV pins can cause false OV/UV events to be detected. This is relevant due to the EN\_A and OV pins being adjacent. This coupling can be reduced by adding a ground trace between UV and the EN/FAULT signals, as shown in Figure 14. The PCB traces on OV and UV should be kept as small as practical and the EN\_X and FAULT traces should ideally not be routed under/over the OV/UV traces on different PCB layers unless there is a ground or power plane in between. Other methods that can be used to eliminate this issue are by reducing the value of the resistors in the network connected to UV and OV (R2, R3, R5 in Figure 15) or by adding small decoupling capacitors to OV and UV (C2 and C7 in Figure 15). Both these methods act to reduce the AC impedance at the nodes, although the latter method acts to filter the signals which will also cause an increase in the time that a UV/OV fault takes to be detected.

When the ES1022SI is implemented on a hot swappable card that is plugged into an always powered passive back plane an RC filter is required on the  $V_{IN}$  pin to prevent a high  $dv/dt$  transient. With the already existing  $1\mu\text{F}$  decoupling capacitor the addition of a small series R ( $>50\Omega$ ) to provide a time constant  $>50\mu\text{s}$  is all that is necessary.




FIGURE 14. LAYOUT DETAIL OF GND BETWEEN PINS 4 AND 5





FIGURE 15. EVB-ES1022SI PHOTOGRAPH AND SCHEMATIC OF LEFT CHANNEL  
TABLE 1. EVB-ES1022SI LEFT CHANNEL COMPONENT LISTING

COMPONENT DESIGNATOR	COMPONENT FUNCTION	COMPONENT DESCRIPTION
U1	ES1022SI, Quad Under/Overvoltage Sequencer	Altera Enpirion, ES1022SI, Quad Under/Overvoltage Sequencer
R3	UV Resistor for Divider String	1.1k $\Omega$ 1%, 0603
R2	VMONITOR Resistor for Divider String	88.7k $\Omega$ 1%, 0603
R5	OV Resistor for Divider String	9.1k $\Omega$ 1%, 0603
C1	C <sub>TIME</sub> Sets Delay from Sequence Start to First EN	0.01 $\mu$ F, 0603
R1	R <sub>TDLY_CD</sub> Sets Delay from Third to Fourth EN	120k $\Omega$ 1%, 0603
R9	R <sub>TDLY_AB</sub> Sets Delay from First to Second EN	3.01k $\Omega$ 1%, 0603
R7	R <sub>TDLY_BC</sub> Sets Delay from Second to Third EN	51k $\Omega$ 1%, 0603
R4, R6, R8, R10, R11	EN_X and FAULT Pull-up Resistors	4k $\Omega$ 10%, 0402
C3	Decoupling Capacitor	1 $\mu$ F, 0603


---

## Revision History

The table lists the revision history for this document.

DATE	REVISION	CHANGE
May, 2014	1.0	Initial Release.

## Small Outline Plastic Packages (SOIC)



### NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

## M14.15 (JEDEC MS-012-AB ISSUE C) 14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
B	0.013	0.020	0.33	0.51	9
C	0.0075	0.0098	0.19	0.25	-
D	0.3367	0.3444	8.55	8.75	3
E	0.1497	0.1574	3.80	4.00	4
e	0.050 BSC		1.27 BSC		-
H	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	14		14		7
a	0°	8°	0°	8°	-

Rev. 0 12/93