


- Member of the Texas Instruments Widebus™ Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7882, SN74ACT7884, and SN74ACT7811
- Input-Ready, Output-Ready, and Half-Full Flags
- Expandable in Word Width and/or Word Depth
- Fast Access Times of 11 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Package Options Include 68-Pin Plastic Leaded Chip Carrier (FN) or 80-Pin Shrink Quad Flat (PN) Package

FN PACKAGE  
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




# SN74ACT7881

1024 × 18

## CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS227E – FEBRUARY 1993 – REVISED APRIL 1998




### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7881 is organized as 1024 × 18 bits. The SN74ACT7881 processes data at rates up to 67 MHz and access times of 11 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is accomplished easily in both word width and word depth.

The SN74ACT7881 has normal input-bus to output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks.

The SN74ACT7881 is characterized for operation from 0°C to 70°C.


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.

**SN74ACT7881**  
**1024 × 18**  
**CLOCKED FIRST-IN, FIRST-OUT MEMORY**  
 SCAS227E – FEBRUARY 1993 – REVISED APRIL 1998


**functional block diagram**



## Terminal Functions


| TERMINAL†<br>NAME         | NO.  | I/O | DESCRIPTION  |
|---------------------------|--|-----|--|
| AF/AE                     | 33   | O   | <p>Almost-full/almost-empty flag. The AF/AE boundary is defined by the AF/AE offset value (X). This value can be programmed during reset, or the default value of 256 can be used. AF/AE is high when the FIFO contains (X + 1) or fewer words or (1025 – X) or more words. AF/AE is low when the FIFO contains between (X + 2) and (1024 – X) words.</p> <p>Programming procedure for AF/AE – The AF/AE flag is programmed during each reset cycle. The AF/AE offset value (X) is either a user-defined value or the default of X = 256. Instructions to program AF/AE using both methods are as follows:</p> <p><b>User-defined X</b><br/>           Step 1: Take <math>\overline{\text{DAF}}</math> from high to low.<br/>           Step 2: If <math>\overline{\text{RESET}}</math> is not already low, take <math>\overline{\text{RESET}}</math> low.<br/>           Step 3: With <math>\overline{\text{DAF}}</math> held low, take <math>\overline{\text{RESET}}</math> high. This defines the AF/AE using X.<br/>           Step 4: To retain the current offset for the next reset, keep <math>\overline{\text{DAF}}</math> low.</p> <p><b>Default X</b><br/>           To redefine AF/AE using the default value of X = 256, hold <math>\overline{\text{DAF}}</math> high during the reset cycle.</p> |
| $\overline{\text{DAF}}$   | 27   | I   | Define-almost-full. The high-to-low transition of $\overline{\text{DAF}}$ stores the binary value of data inputs as the AF/AE offset value (X). With $\overline{\text{DAF}}$ held low, a low pulse on $\overline{\text{RESET}}$ defines the AF/AE flag using X.  |
| D0–D17                    | 26–19, 17,<br>15–7   | I   | Data inputs for 18-bit-wide data to be stored in the memory. A high-to-low transition of $\overline{\text{DAF}}$ captures data for the AF/AE offset (X) from D8–D0.  |
| HF                        | 36   | O   | Half-full flag. HF is high when the FIFO contains 512 or more words and is low when the number of words in memory is less than half the depth of the FIFO.   |
| IR                        | 35   | O   | Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after $\overline{\text{RESET}}$ goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read.  |
| OE                        | 2  | I   | Output enable. The Q0–Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory.  |
| OR                        | 66   | O   | Output-ready flag. OR is high when the FIFO is not empty and low when the FIFO is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read.  |
| Q0–Q17                    | 38–39, 41–42,<br>44, 46–47,<br>49–50, 52–53,<br>55–56, 58–59,<br>61, 63–64 | O   | Data outputs. The first data word to be loaded into the FIFO is moved to Q0–Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high.   |
| RDCLK                     | 5  | I   | Read clock. Data is read out of memory on the low-to-high transition of RDCLK if OR, OE, RDEN1, and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR also is driven synchronously with respect to the RDCLK signal.   |
| RDEN1<br>RDEN2            | 4<br>3   | I   | Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory.  |
| $\overline{\text{RESET}}$ | 1  | I   | Reset. A reset is accomplished by taking $\overline{\text{RESET}}$ low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With $\overline{\text{DAF}}$ at a low level, a low pulse on $\overline{\text{RESET}}$ defines AF/AE using the AF/AE offset value (X), where X is the value previously stored. With $\overline{\text{DAF}}$ at a high level, a low-level pulse on $\overline{\text{RESET}}$ defines the AF/AE flag using the default value of X = 256.  |
| WRTCLK                    | 29   | I   | Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEEN1, and WRTEEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. IR also is driven synchronously with respect to WRTCLK.   |
| WRTEEN1<br>WRTEEN2        | 30<br>31   | I   | Write enable. WRTEEN1 and WRTEEN2 must be high before a rising edge on WRTCLK for a word to be written into memory. WRTEEN1 and WRTEEN2 do not affect the storage of the AF/AE offset value (X).   |

† Terminals listed are for the FN package.



† X is the binary value on D8–D0.

Figure 1. Reset Cycle: Define AF/AE Flag Using a Programmed Value of X




Define the AF/AE Flag Using the Default Value of X = 256

Figure 2. Reset Cycle: Define AF/AE Flag Using the Default Value of X = 256

SN74ACT7881  
 1024 × 18  
 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS227E – FEBRUARY 1993 – REVISED APRIL 1998




DATA-WORD NUMBERS FOR FLAG TRANSITIONS

| TRANSITION WORD |             |       |
|-----------------|-------------|-------|
| A               | B           | C     |
| W513            | W(1025 - X) | W1025 |

Figure 3. Write Cycle





DATA-WORD NUMBERS FOR FLAG TRANSITIONS

| TRANSITION WORD |      |             |             |       |       |
|-----------------|------|-------------|-------------|-------|-------|
| A               | B    | C           | D           | E     | F     |
| W513            | W514 | W(1024 - X) | W(1025 - X) | W1024 | W1025 |

**Figure 4. Read Cycle**

**absolute maximum ratings over operating free-air temperature†**

|   |                 |
|---|-----------------|
| Supply voltage range, $V_{CC}$ .....                                    | -0.5 V to 7 V   |
| Input voltage range, $V_I$ .....  | -0.5 V to 7 V   |
| Voltage range applied to a disabled 3-state output .....                | -0.5 V to 5.5 V |
| Package thermal impedance, $\theta_{JA}$ (see Note 1): FN package ..... | 39°C/W          |
| PN package .....  | 62°C/W          |
| Storage temperature range, $T_{stg}$ .....                              | -65°C to 150°C  |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

**recommended operating conditions**

|                                      | MIN | MAX | UNIT |
|--------------------------------------|-----|-----|------|
| $V_{CC}$ Supply voltage              | 4.5 | 5.5 | V    |
| $V_{IH}$ High-level input voltage    | 2   |     | V    |
| $V_{IL}$ Low-level input voltage     |     | 0.8 | V    |
| $I_{OH}$ High-level output current   |     | -8  | mA   |
| $I_{OL}$ Low-level output current    |     | 16  | mA   |
| $T_A$ Operating free-air temperature | 0   | 70  | °C   |

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER | TEST CONDITIONS  | MIN | TYP‡ | MAX | UNIT |
|-----------|--|-----|------|-----|------|
| $V_{OH}$  | $V_{CC} = 4.5\text{ V}$ ,<br>$I_{OH} = -8\text{ mA}$   | 2.4 |      |     | V    |
| $V_{OL}$  | $V_{CC} = 4.5\text{ V}$ ,<br>$I_{OL} = 16\text{ mA}$   |     |      | 0.5 | V    |
| $I_I$     | $V_{CC} = 5.5\text{ V}$ ,<br>$V_I = V_{CC}$ or 0       |     |      | ±5  | µA   |
| $I_{OZ}$  | $V_{CC} = 5.5\text{ V}$ ,<br>$V_O = V_{CC}$ or 0       |     |      | ±5  | µA   |
| $I_{CC}§$ | $V_I = V_{CC} - 0.2\text{ V}$ or 0                     |     |      | 400 | µA   |
|           | One input at 3.4 V,<br>Other inputs at $V_{CC}$ or GND |     |      | 1.2 | mA   |
| $C_i$     | $V_I = 0$ ,<br>$f = 1\text{ MHz}$                      |     | 4    |     | pF   |
| $C_o$     | $V_O = 0$ ,<br>$f = 1\text{ MHz}$                      |     | 8    |     | pF   |

‡ All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§  $I_{CC}$  is tested with outputs open.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 5)

|                    |                 | 'ACT7881-15  |     | 'ACT7881-20 |     | 'ACT7881-30 |     | UNIT |
|--------------------|-----------------|--|-----|-------------|-----|-------------|-----|------|
|                    |                 | MIN  | MAX | MIN         | MAX | MIN         | MAX |      |
| $f_{\text{clock}}$ | Clock frequency | 67   |     | 50          |     | 33.4        |     | MHz  |
| $t_w$              | Pulse duration  | WRTCLK high  |     | 5           | 7   | 8.5         |     | ns   |
|                    |                 | WRTCLK low   |     | 7           | 7   | 11          |     |      |
|                    |                 | RDCLK high   |     | 5           | 7   | 8.5         |     |      |
|                    |                 | RDCLK low  |     | 7           | 7   | 11          |     |      |
|                    |                 | $\overline{\text{DAF}}$ high   |     | 7           | 7   | 10          |     |      |
| $t_{\text{su}}$    | Setup time      | D0–D17 before WRTCLK $\uparrow$  |     | 5           | 5   | 5           |     | ns   |
|                    |                 | WRTE1, WRTE2 high before WRTCLK $\uparrow$   |     | 4           | 5   | 5           |     |      |
|                    |                 | OE, RDEN1, RDEN2 high before RDCLK $\uparrow$  |     | 4           | 5   | 5           |     |      |
|                    |                 | Reset: $\overline{\text{RESET}}$ low before first WRTCLK $\uparrow$ and RDCLK $\uparrow$ $\dagger$ |     | 5           | 6   | 7           |     |      |
|                    |                 | Define AF/AE: D0–D8 before $\overline{\text{DAF}}$ $\downarrow$                                    |     | 3           | 5   | 5           |     |      |
|                    |                 | Define AF/AE: $\overline{\text{DAF}}$ $\downarrow$ before $\overline{\text{RESET}}$ $\uparrow$     |     | 3           | 6   | 7           |     |      |
|                    |                 | Define AF/AE (default): $\overline{\text{DAF}}$ high before $\overline{\text{RESET}}$ $\uparrow$   |     | 4           | 5   | 5           |     |      |
| $t_h$              | Hold time       | D0–D17 after WRTCLK $\uparrow$   |     | 0           | 0   | 0           |     | ns   |
|                    |                 | WRTE1, WRTE2 high after WRTCLK $\uparrow$  |     | 0           | 0   | 0           |     |      |
|                    |                 | OE, RDEN1, RDEN2 high after RDCLK $\uparrow$   |     | 0           | 0   | 0           |     |      |
|                    |                 | Reset: $\overline{\text{RESET}}$ low after fourth WRTCLK $\uparrow$ and RDCLK $\uparrow$ $\dagger$ |     | 0           | 0   | 0           |     |      |
|                    |                 | Define AF/AE: D0–D8 after $\overline{\text{DAF}}$ $\downarrow$                                     |     | 0           | 0   | 0           |     |      |
|                    |                 | Define AF/AE: $\overline{\text{DAF}}$ low after $\overline{\text{RESET}}$ $\uparrow$               |     | 0           | 0   | 0           |     |      |
|                    |                 | Define AF/AE (default): $\overline{\text{DAF}}$ high after $\overline{\text{RESET}}$ $\uparrow$    |     | 0           | 0   | 0           |     |      |

$\dagger$  To permit the clock pulse to be utilized for reset purposes

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 5)


| PARAMETER                  | FROM (INPUT)                           | TO (OUTPUT) | 'ACT7881-15 |     | 'ACT7881-20 |     | 'ACT7881-30 |     | UNIT |
|----------------------------|--|-------------|-------------|-----|-------------|-----|-------------|-----|------|
|                            |  |             | MIN         | MAX | MIN         | MAX | MIN         | MAX |      |
| $f_{\text{max}}$           | WRTCLK or RDCLK                        |             | 67          |     | 50          |     | 33.4        |     | MHz  |
| $t_{\text{pd}}$            | RDCLK $\uparrow$                       | Any Q       | 3           | 12  | 3           | 13  | 3           | 18  | ns   |
| $t_{\text{pd}}^{\ddagger}$ | RDCLK $\uparrow$                       | Any Q       |             |     |             |     |             |     | ns   |
| $t_{\text{pd}}$            | WRTCLK $\uparrow$                      | IR          | 2           | 8   | 2           | 9.5 | 2           | 12  | ns   |
|                            | RDCLK $\uparrow$                       | OR          | 2           | 8   | 2           | 9.5 | 2           | 12  |      |
|                            | WRTCLK $\uparrow$                      | AF/AE       | 6           | 17  | 6           | 19  | 6           | 22  |      |
|                            | RDCLK $\uparrow$                       |             | 6           | 17  | 6           | 19  | 6           | 22  |      |
| $t_{\text{PLH}}$           | WRTCLK $\uparrow$                      | HF          | 6           | 14  | 6           | 17  | 6           | 21  | ns   |
| $t_{\text{PHL}}$           | RDCLK $\uparrow$                       | HF          | 6           | 14  | 6           | 17  | 6           | 21  | ns   |
| $t_{\text{PLH}}$           | $\overline{\text{RESET}}$ $\downarrow$ | AF/AE       | 3           | 12  | 3           | 17  | 3           | 21  | ns   |
| $t_{\text{PHL}}$           | $\overline{\text{RESET}}$ $\downarrow$ | HF          | 3           | 14  | 3           | 19  | 3           | 23  | ns   |
| $t_{\text{en}}$            | OE                                     | Any Q       | 2           | 9   | 2           | 11  | 2           | 11  | ns   |
| $t_{\text{dis}}$           | OE                                     | Any Q       | 2           | 10  | 2           | 14  | 2           | 14  | ns   |

$\ddagger$  This parameter is measured with  $C_L = 30$  pF (see Figure 6).

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

| PARAMETER  | TEST CONDITIONS                           | TYP | UNIT |
|--|---|-----|------|
| $C_{pd}$ Power dissipation capacitance per 1K bits | $C_L = 50\text{ pF}$ , $f = 5\text{ MHz}$ | 65  | pF   |

PARAMETER MEASUREMENT INFORMATION



NOTE A:  $C_L$  includes probe and jig capacitance.

Figure 5. Load Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS


PROPAGATION DELAY TIME  
vs  
LOAD CAPACITANCE


Figure 6

**APPLICATION INFORMATION**


**expanding the SN74ACT7881**

The SN74ACT7881 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 8 shows two SN74ACT7881 devices configured for word-depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready (OR) flag of the previous device and the input-ready (IR) flag of the next device maintain data flow to the last device in the chain whenever space is available.

Figure 9 shows two SN74ACT7881 devices in word-width expansion. Word-width expansion is accomplished by simply connecting all common control signals between the devices and creating composite IR and OR signals. The almost-full/almost-empty (AF/AE) flag and half-full (HF) flag can be sampled from any one device. Word-depth expansion and word-width expansion can be used together.



**Figure 7. Word-Depth Expansion: 2048/4096/8192 × 18 Bits, N = 2**



**Figure 8. Word-Width Expansion: 1024 × 36 Bits**

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

**CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.**

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.