

LM4954 Boomer™ Audio Power Amplifier Series High Voltage 3 Watt Audio Power Amplifier

Check for Samples: [LM4954](#)

FEATURES

- No Output Coupling Capacitors, Snubber Networks or Bootstrap Capacitors Required
- Unity Gain Stable
- Externally Configurable Gain
- Ultra Low Current Active Low Shutdown Mode
- BTL Output can Drive Capacitive Loads Up to 100pF
- “Click and Pop” Suppression Circuitry
- 2.7V - 9.0V Operation
- Available in Space-Saving DSBGA Package

APPLICATIONS

- Mobile Phones
- PDAs

KEY SPECIFICATIONS

- Wide Power Supply Voltage Range, $2.7 \leq V_{DD} \leq 9V$
- Output Power: $V_{DD} = 7V$, 1% THD+N, 2.4W (Typ)
- Quiescent Power Supply Current, 3mA (Typ)
- PSRR: $V_{DD} = 5V$ and $3V$ at 217Hz, 80dB (Typ)
- Shutdown Power Supply Current, 0.01μA (Typ)

DESCRIPTION

The LM4954 is an audio power amplifier primarily designed for demanding applications in mobile phones and other portable communication device applications. It is capable of delivering 2.4 Watts of continuous average power to an 8Ω BTL load with less than 1% THD+N from a 7V_{DC} power supply.

Boomer audio power amplifiers are designed specifically to provide high quality output power with a minimal number of external components. The LM4954 does not require output coupling capacitors or bootstrap capacitors, and therefore is ideally suited for lower-power portable applications where minimal space and power consumption are primary requirements.

The LM4954 features a low-power consumption global shutdown mode which is achieved by driving the shutdown pin with logic low. Additionally, the LM4954 features an internal thermal shutdown protection mechanism.

The LM4954 contains advanced pop & click circuitry which eliminates noises that would otherwise occur during turn-on and turn-off transitions.

The LM4954 is unity-gain stable and can be configured by external gain-setting resistors.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Boomer is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2005–2013, Texas Instruments Incorporated

Typical Application




Figure 1. Typical Audio Amplifier Application Circuit

Connection Diagram




Figure 2. 9 Bump DSBGA
Top View
See Package Number YZR0009



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

Supply Voltage ⁽¹⁾	9.5V
Storage Temperature	–65°C to +150°C
Input Voltage	–0.3V to V _{DD} +0.3V
Power Dissipation ⁽⁴⁾	Internally Limited
ESD Susceptibility ⁽⁵⁾	2000V
ESD Susceptibility ⁽⁶⁾	200V
Junction Temperature	150°C
Thermal Resistance	θ_{JA} (DSBGA) ⁽⁷⁾ 180°C/W
Soldering Information See AN-112 (SNAA002) “DSBGA Wafers Level Chip Scale Package.”	

- (1) All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Operating Ratings* indicate conditions for which the device is functional, but do not ensure specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA} , and the ambient temperature T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} – T_A) / θ_{JA} or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4954, see power derating curves for additional information.
- (5) Human body model, 100pF discharged through a 1.5k Ω resistor.
- (6) Machine Model, 220pF – 240pF discharged through all pins.
- (7) All bumps have the same thermal resistance and contribute equally when used to lower thermal resistance. The θ_{JA} given in the [Absolute Maximum Ratings](#) section under Thermal Resistance is for the ITL package without any heat spreading planes on the PCB.

Operating Ratings⁽¹⁾⁽²⁾

Temperature Range	T _{MIN} ≤ T _A ≤ T _{MAX}	–40°C ≤ T _A ≤ 85°C
Supply Voltage		2.7V ≤ V _{DD} ≤ 9V

- (1) All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Operating Ratings* indicate conditions for which the device is functional, but do not ensure specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

Electrical Characteristics $V_{DD} = 7V^{(1)(2)}$

The following specifications apply for $V_{DD} = 7V$, $A_{V-BTL} = 6dB$, and $R_L = 8\Omega$ unless otherwise specified. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	LM4954		Units (Limits)
			Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	
I_{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, $R_L = 8\Omega$ BTL	3	5	mA (max)
I_{SD}	Shutdown Current	$V_{SD} = GND^{(6)}$	0.01	1	μA (max)
V_{OS}	Output Offset Voltage		10	25	mV (max)
P_O	Output Power ⁽⁷⁾	THD+N = 1% (max); $f = 1kHz$	2.4	2.2	W (min)
		THD+N = 10% (max); $f = 1kHz$	3.0		W
THD+N	Total Harmonic Distortion + Noise	$P_O = 1W_{rms}$; $f = 1kHz$ $A_{V-BTL} = 6dB$	0.1		%
		$P_O = 1W_{rms}$; $f = 1kHz$ $A_{V-BTL} = 26dB$	0.4		%
PSRR	Power Supply Rejection Ratio	$V_{Ripple} = 200mV_{sine}$ p-p, $C_B = 2.2\mu F$, Input terminated with 10Ω to GND $f_{Ripple} = 217Hz$, Input Referred	71	54	dB (min)
		$V_{Ripple} = 200mV_{sine}$ p-p, $C_B = 2.2\mu F$, Input terminated with 10Ω to ground $f_{Ripple} = 1kHz$, Input Referred	71	55	dB (min)
V_{SDIH}	Shutdown High Input Voltage			1.2	V (min)
V_{SDIL}	Shutdown Low Input Voltage			0.4	V (max)
T_{WU}	Wake-up Time	$C_B = 2.2\mu F$	130		ms
ϵ_{OUT}	Output Noise	A-Wtg, $A_{V-BTL} = 6dB$ Input terminated with 10Ω to GND, Output Referred	20		μV_{RMS}
		A-Wtg, $A_{V-BTL} = 26dB$ Input terminated with 10Ω to GND, Output Referred	100		μV_{RMS}
R_{PD}	Pull Down Resistor on Shutdown		75		k Ω

- (1) All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Operating Ratings* indicate conditions for which the device is functional, but do not ensure specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typical specifications are specified at $25^\circ C$ and represent the parametric norm.
- (4) Tested limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (6) Shutdown current is measured in a normal room environment. Exposure to direct sunlight in the TL package will increase I_{SD} by a minimum of $2\mu A$.
- (7) The demo board shown has $1.1in^2$ ($710mm^2$) heat spreading planes on the two internal layers and the bottom layer. The bottom internal layer is electrically V_{DD} while the top internal and bottom layers are electrically GND. Thermal performance for the demo board is found on the Power Derating graph in the [Typical Performance Characteristics](#) section. 7V operation requires heat spreading planes for the thermal stability.

Electrical Characteristics $V_{DD} = 5V^{(1)(2)}$

The following specifications apply for $V_{DD} = 5V$, $A_{V-BTL} = 6dB$, and $R_L = 8\Omega$ unless otherwise specified. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	LM4954		Units (Limits)
			Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	
I_{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, $R_L = 8\Omega$ BTL	2.7	5	mA (max)
I_{SD}	Shutdown Current	$V_{SD} = GND^{(6)}$	0.01	1	μA (max)
V_{OS}	Output Offset Voltage		8	25	mV (max)
P_O	Output Power	THD+N = 1% (max); $f = 1kHz$	1.2	1.1	W (min)
THD+N	Total Harmonic Distortion + Noise	$P_O = 600mW_{rms}$; $f = 1kHz$	0.1		%
PSRR	Power Supply Rejection Ratio	$V_{ripple} = 200mVsine$ p-p, $C_B = 2.2\mu F$, Input terminated with 10Ω to GND $f_{Ripple} = 217Hz$, Input Referred	80	63	dB (min)
		$V_{ripple} = 200mVsine$ p-p, $C_B = 2.2\mu F$, Input terminated with 10Ω to GND $f_{Ripple} = 1kHz$, Input Referred	80		dB
V_{SDIH}	Shutdown High Input Voltage			1.2	V (min)
V_{SDIL}	Shutdown Low Input Voltage			0.4	V (max)
T_{WU}	Wake-up Time	$C_B = 2.2\mu F$	130		ms
ϵ_{OUT}	Output Noise	A-Wtg, Input terminated with 10Ω to GND, Output referred	20		μV_{RMS}
R_{PD}	Pul Down Resistor on Shutdown		75		k Ω

- (1) All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Operating Ratings* indicate conditions for which the device is functional, but do not ensure specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typical specifications are specified at $25^\circ C$ and represent the parametric norm.
- (4) Tested limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (6) Shutdown current is measured in a normal room environment. Exposure to direct sunlight in the TL package will increase I_{SD} by a minimum of $2\mu A$.

Electrical Characteristics $V_{DD} = 3V^{(1)(2)}$

The following specifications apply for $V_{DD} = 3V$, $A_{V-BTL} = 6dB$, and $R_L = 8\Omega$ unless otherwise specified. Limits apply for $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	LM4954		Units (Limits)
			Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	
I_{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, $R_L = 8\Omega$ BTL	2.5	5	mA (max)
I_{SD}	Shutdown Current	$V_{SD} = GND^{(6)}$	0.01	1	μA (max)
V_{OS}	Output Offset Voltage		5	25	mV (max)
P_o	Output Power	THD+N = 1% (max); $f = 1kHz$	380	360	mW (min)
THD+N	Total Harmonic Distortion + Noise	$P_o = 100mW_{rms}$; $f = 1kHz$	0.18		%
PSRR	Power Supply Rejection Ratio	$V_{ripple} = 200mV_{sine}$ p-p, $C_B = 2.2\mu F$, Input teiminated with 10Ω to GND, $f_{Ripple} = 217Hz$, Input referred	80	63	dB (min)
		$V_{ripple} = 200mV_{sine}$ p-p, $C_B = 2.2\mu F$, Input teiminated with 10Ω to GND, $f_{Ripple} = 1kHz$, Input referred	80		dB
V_{SDIH}	Shutdown High Input Voltage			1.2	V (min)
V_{SDIL}	Shutdown Low Input Voltage			0.4	V (max)
T_{WU}	Wake-Up Time	$C_B = 2.2\mu F$	130		ms
ϵ_{OUT}	Output Noise	A-Wtg, Input terminated with 10Ω to GND, Output referred	20		μV_{RMS}
R_{PD}	Pull Down Resistor on Shutdown		75		k Ω

- (1) All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Operating Ratings* indicate conditions for which the device is functional, but do not ensure specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typical specifications are specified at $25^\circ C$ and represent the parametric norm.
- (4) Tested limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (6) Shutdown current is measured in a normal room environment. Exposure to direct sunlight in the TL package will increase I_{SD} by a minimum of $2\mu A$.

External Components Description

(See [Figure 1](#))

Components		Functional Description
1.	R_i	Inverting input resistance which sets the closed-loop gain in conjunction with R_f . This resistor also forms a high pass filter with C_i at $f_c = 1/(2\pi R_i C_i)$.
2.	C_i	Input coupling capacitor which blocks the DC voltage at the amplifiers input terminals. Also creates a highpass filter with R_i at $f_c = 1/(2\pi R_i C_i)$. Refer to the section, PROPER SELECTION OF EXTERNAL COMPONENTS , for an explanation of how to determine the value of C_i .
3.	R_f	Feedback resistance which sets the closed-loop gain in conjunction with R_i . $A_{VD} = 2 * (R_f/R_i)$.
4.	C_S	Supply bypass capacitor which provides power supply filtering. Refer to the POWER SUPPLY BYPASSING section for information concerning proper placement and selection of the supply bypass capacitor.
5.	C_B	Bypass pin capacitor which provides half-supply filtering. Refer to the section, PROPER SELECTION OF EXTERNAL COMPONENTS , for information concerning proper placement and selection of C_B .

Typical Performance Characteristics




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

Typical Performance Characteristics (continued)




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.

Typical Performance Characteristics (continued)




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.

Typical Performance Characteristics (continued)

Power Dissipation vs Output Power

$V_{DD} = 7V$, $A_V = 6dB$,
THD+N $\leq 1\%$, 80kHz BW




Figure 21.

Power Dissipation vs Output Power

$V_{DD} = 5V$, $A_V = 6dB$,
THD+N $\leq 1\%$, 80kHz BW




Figure 22.

Power Dissipation vs Output Power

$V_{DD} = 3V$, $A_V = 6dB$,
THD+N $\leq 1\%$, 80kHz BW




Figure 23.

Power Derating – 9 bump DSBGA

$P_{DMAX} = 1.26W$, $V_{DD} = 7V$,
 $R_L = 8\Omega$ (1)(2)




Figure 24.

- (1) All bumps have the same thermal resistance and contribute equally when used to lower thermal resistance. The θ_{JA} given in the [Absolute Maximum Ratings](#) section under Thermal Resistance is for the ITL package without any heat spreading planes on the PCB.
- (2) The demo board shown has 1.1in² (710mm²) heat spreading planes on the two internal layers and the bottom layer. The bottom internal layer is electrically V_{DD} while the top internal and bottom layers are electrically GND. Thermal performance for the demo board is found on the Power Derating graph in the [Typical Performance Characteristics](#) section. 7V operation requires heat spreading planes for the thermal stability.

Typical Performance Characteristics (continued)




Figure 25.




Figure 26.

APPLICATION INFORMATION

BRIDGE CONFIGURATION EXPLANATION

As shown in [Figure 1](#), the LM4954 has two operational amplifiers internally, allowing for a few different amplifier configurations. The first amplifier's gain is externally configurable, while the second amplifier is internally fixed in a unity-gain, inverting configuration. The closed-loop gain of the first amplifier is set by selecting the ratio of R_f to R_i while the second amplifier's gain is fixed by the two internal 20k Ω resistors. [Figure 1](#) shows that the output of amplifier one serves as the input to amplifier two which results in both amplifiers producing signals identical in magnitude, but out of phase by 180°. Consequently, the differential gain for the IC is

$$A_{VD} = 2 * (R_f/R_i) \quad (1)$$

By driving the load differentially through outputs Vo1 and Vo2, an amplifier configuration commonly referred to as "bridged mode" is established. Bridged mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground.

A bridge amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped. In order to choose an amplifier's closed-loop gain without causing excessive clipping, please refer to the [AUDIO POWER AMPLIFIER DESIGN](#) section.

A bridge configuration, such as the one used in LM4954, also creates a second advantage over single-ended amplifiers. Since the differential outputs, Vo1 and Vo2, are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply bias across the load would result in both increased internal IC power dissipation and also possible loudspeaker damage.

POWER DISSIPATION

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. Since the LM4954 has two operational amplifiers in one package, the maximum internal power dissipation is four times that of a single-ended amplifier. The maximum power dissipation for a given application can be derived from the power dissipation graphs or from [Equation 2](#).

$$P_{D_{MAX}} = 4 * (V_{DD})^2 / (2\pi^2 R_L) \quad (2)$$

It is critical that the maximum junction temperature ($T_{J_{MAX}}$) of 150°C is not exceeded. $T_{J_{MAX}}$ can be determined from the power derating curves by using $P_{D_{MAX}}$ and the PC board foil area. By adding additional copper foil, the thermal resistance of the application can be reduced from the free air value, resulting in higher $P_{D_{MAX}}$. Additional copper foil can be added to any of the leads connected to the LM4954. It is especially effective when connected to V_{DD} , GND, and the output pins. Refer to the application information on the LM4954 reference design board for an example of good heat sinking. If $T_{J_{MAX}}$ still exceeds 150°C, then additional changes must be made. These changes can include reduced supply voltage, higher load impedance, or reduced ambient temperature. Internal power dissipation is a function of output power. Refer to the [Typical Performance Characteristics](#) curves for power dissipation information for different output powers and output loading.

POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. Typical applications employ a 5V regulator with 10 μ F tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4954. The selection of a bypass capacitor, especially C_B , is dependent upon PSRR requirements, click and pop performance (as explained in the section, [PROPER SELECTION OF EXTERNAL COMPONENTS](#)), system cost, and size constraints.

SHUTDOWN FUNCTION

In order to reduce power consumption while not in use, the LM4954 contains a shutdown pin to externally turn off the amplifier's bias circuitry. This shutdown feature turns the amplifier off when a logic low is placed on the shutdown pin. By switching the shutdown pin to ground, the LM4954 supply current draw will be minimized in idle mode. While the device will be disabled with shutdown pin voltages less than $0.4V_{DC}$, the idle current may be greater than the typical value of $0.01\mu A$. (Idle current is measured with the shutdown pin tied to ground). The LM4954 has an internal $75k\Omega$ pull-down resistor. If the shutdown pin is left floating the IC will automatically enter shutdown mode.

PROPER SELECTION OF EXTERNAL COMPONENTS

Proper selection of external components in applications using integrated power amplifiers is critical to optimize device and system performance. While the LM4954 is tolerant of external component combinations, consideration to component values must be used to maximize overall system quality.

The LM4954 is unity-gain stable which gives the designer maximum system flexibility. The LM4954 should be used in low gain configurations to minimize THD+N values, and maximize the signal to noise ratio. Low gain configurations require large input signals to obtain a given output power. Input signals equal to or greater than 1 Vrms are available from sources such as audio codecs. Please refer to the section, [AUDIO POWER AMPLIFIER DESIGN](#), for a more complete explanation of proper gain selection.

Besides gain, one of the major considerations is the closed-loop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components shown in [Figure 1](#). The input coupling capacitor, C_i , forms a first order high pass filter which limits low frequency response. This value should be chosen based on needed frequency response for a few distinct reasons.

Selection Of Input Capacitor Size

Large input capacitors are both expensive and space hungry for portable designs. Clearly, a certain sized capacitor is needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 100Hz to 150Hz. Thus, using a large input capacitor may not increase actual system performance.

In addition to system cost and size, click and pop performance is affected by the size of the input coupling capacitor, C_i . A larger input coupling capacitor requires more charge to reach its quiescent DC voltage (nominally $1/2V_{DD}$). This charge comes from the output via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on pops can be minimized.

Besides minimizing the input capacitor size, careful consideration should be paid to the bypass capacitor value. Choosing C_B equal to $2.2\mu F$ along with a small value of C_i (in the range of $0.1\mu F$ to $0.39\mu F$), should produce a virtually clickless and popless shutdown function. While the device will function properly, (no oscillations or motorboating), with C_B equal to $0.1\mu F$.

AUDIO POWER AMPLIFIER DESIGN

A designer must first determine the minimum supply rail to obtain the specified output power. By extrapolating from the Output Power vs Supply Voltage graphs in the [Typical Performance Characteristics](#) section, the supply rail can be easily found.

At this time, the designer must make sure that the power supply choice along with the output impedance does not violate the conditions explained in the [POWER DISSIPATION](#) section.

Once the power dissipation equations have been addressed, the required differential gain can be determined from [Equation 3](#) and [Equation 4](#).

$$A_{VD} \geq \sqrt{(P_O R_L) / (V_{IN})} = V_{ORMS} / V_{INRMS} \quad (3)$$

$$A_{VD} = (R_f / R_i)^2 \quad (4)$$




Figure 27. HIGHER GAIN AUDIO AMPLIFIER

The LM4954 is unity-gain stable and requires no external components besides gain-setting resistors, an input coupling capacitor, and proper supply bypassing in the typical application. However, if a closed-loop differential gain of greater than 10 is required, a feedback capacitor (C_F) may be needed as shown in Figure 27 to bandwidth limit the amplifier. This feedback capacitor creates a low pass filter that eliminates possible high frequency oscillations. Care should be taken when calculating the -3dB frequency in that an incorrect combination of R_F and C_F will cause rolloff before 20kHz. A typical combination of feedback resistor and capacitor that will not produce audio band high frequency rolloff is $R_F = 20\text{k}\Omega$ and $C_F = 25\text{pf}$. These components result in a -3dB point of approximately 320 kHz. To calculate the value of the capacitor for a given -3dB point, use Equation 5 below:

$$C_F = 1/(2\pi f_{3\text{dB}} R_F) \quad (\text{F}) \quad (5)$$




Figure 28. DIFFERENTIAL AMPLIFIER CONFIGURATION FOR LM4954




Figure 29. REFERENCE DESIGN BOARD SCHEMATIC


LM4954 DSBGA BOARD ARTWORK⁽³⁾

Figure 30. Composite View




Figure 31. Silk Screen




Figure 32. Top Layer




Figure 33. Internal Layer 1, GND



Figure 34. Internal Layer 2, V_{DD}

Figure 35. Bottom Layer

- (3) All bumps have the same thermal resistance and contribute equally when used to lower thermal resistance. The θ_{JA} given in the [Absolute Maximum Ratings](#) section under Thermal Resistance is for the ITL package without any heat spreading planes on the PCB.

Table 1. Mono LM4954 Reference Design Boards Bill of Materials

Designator	Value	Tolerance	Part Description	Comment
R _I	20kΩ	1%	1/10W, 1% 0805 Resistor	
R _F	20kΩ	1%	1/10W, 1% 0805 Resistor	
C _I	0.39μF	10%	Ceramic 1206 Capacitor, 10%	
C _F				Part not used
C _S	2.2μF	10%	16V Tantalum 1210 Capacitor	
C _B	2.2μF	10%	16V Tantalum 1210 Capacitor	
J ₁ , J ₃ , J ₄			0.100" 1x2 header, vertical mount	Input, Output, Vdd/GND
J ₂			0.100" 1x3 header, vertical mount	Shutdown control

PCB LAYOUT GUIDELINES

This section provides practical guidelines for mixed signal PCB layout that involves various digital/analog power and ground traces. Designers should note that these are only "rule-of-thumb" recommendations and the actual results will depend heavily on the final layout.

GENERAL MIXED SIGNAL LAYOUT RECOMMENDATIONS

Power and Ground Circuits

For a two layer mixed signal design, it is important to isolate the digital power and ground trace paths from the analog power and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy chaining traces together in a serial manner) can have a major impact on low level signal performance. Star trace routing refers to using individual traces to feed power and ground to each circuit or even device. This technique requires a greater amount of design time but will not increase the final price of the board. The only extra parts required may be some jumpers.

Single-Point Power / Ground Connections

The analog power traces should be connected to the digital traces through a single point (link). A "Pi-filter" can be helpful in minimizing high frequency noise coupling between the analog and digital sections. It is further recommended to put digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.

Placement of Digital and Analog Components

All digital components and high-speed digital signals traces should be located as far away as possible from analog components and circuit traces.

Avoiding Typical Design / Layout Problems

Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. When traces must cross over each other do it at 90 degrees. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.

REVISION HISTORY

Rev	Date	Description
1.1	4/29/05	Added curves 71 and 72. Edited Note 10. Changed Av = 26dB to 6dB under 7V EC table. Edited SHUTDOWN FUNCTION under the Application section.
1.2	6/08/05	Removed all the LLP pkg references. Changed TLA09XXX into YZR0009. Changed X1 and X2 measurements.
1.3	6/15/05	Fixed some typos. Initial WEB release.
1.4	6/20/05	Replaced curve 20129170 with 20129192.
1.5	6/22/05	Split Note 10 and added Note 11. Re-released to the WEB.

Changes from Revision A (April 2013) to Revision B

Page

- Changed layout of National Data Sheet to TI format [17](#)

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM4954TL/NOPB	Active	Production	DSBGA (YZR) 9	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-	G F2
LM4954TL/NOPB.A	Active	Production	DSBGA (YZR) 9	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	See LM4954TL/NOPB	G F2

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4954TL/NOPB	DSBGA	YZR	9	250	178.0	8.4	1.7	1.7	0.76	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4954TL/NOPB	DSBGA	YZR	9	250	208.0	191.0	35.0

YZR0009



D: Max = 1.51 mm, Min = 1.45 mm

E: Max = 1.51 mm, Min = 1.45 mm

4215046/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated