

M37280MFH-XXXSP, M37280MKH-XXXSP, M37280EKSP

SNGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

REJ03B0130-0100Z Rev.1.00 Apr 01, 2002

1. DESCRIPTION

The M37280MFH-XXXSP and M37280MKH-XXXSP are single-chip microcomputers designed with CMOS silicon gate technology. They have a OSD function and a data slicer function, so it is useful for a channel selection system for TV with a closed caption decoder.

The feautures of the M37280EKSP is similar to those of the M37280MKH-XXXSP except that the chip has a built-in PROM which can be written electrically. The difference between M37280MKH-XXXSP and M37280MFH-XXXSP are the ROM size and RAM size. Accordingly, the following descriptions will be for the M37280MKH-XXXSP.

2. FEATURES

Number of b	asic instructions.	71
● Memory size	e	
	ROM	60K bytes (M37280MFH-XXXSP)
		80K bytes (M37280MKH-XXXSP,
		-M37280EKSP)
	RAM	1088 bytes (M37280MFH-XXXSP)
		1536 bytes (M37280MKH-XXXSP,
		M37280EKSP)

(*ROM correction memory in	ncluded)
 Minimum instruction execution time 	
0.5 μs (at 8 Mł	Hz oscillation frequency)
●Power source voltage	5 V ± 10 %
Subroutine nesting	128 levels (Max.)
●Interrupts	19 types, 16 vectors
●8-bit timers	6
● Programmable I/O ports (Ports P0, P1, P2	2, P30, P31)26
●Input ports (Ports P40-P46, P63, P64, P76)–P72) 12
●Output ports (Ports P32, P47, P5, P60-P6	2, P65–P67) 16
●LED drive ports	2
●Serial I/O	8-bit X 1 channel
Serial I/O Multi-master I ² C-BUS interface	
_	1 (2 systems)
●Multi-master I ² C-BUS interface	1 (2 systems) 8 channels
Multi-master I ² C-BUS interface A-D converter (8-bit resolution)	1 (2 systems) 8 channels
Multi-master I ² C-BUS interface A-D converter (8-bit resolution) PWM output circuit	
Multi-master I ² C-BUS interface A-D converter (8-bit resolution) PWM output circuit Power dissipation	
Multi-master I ² C-BUS interface A-D converter (8-bit resolution) PWM output circuit Power dissipation In high-speed mode	
Multi-master I ² C-BUS interface A-D converter (8-bit resolution) PWM output circuit Power dissipation In high-speed mode (at VCC = 5.5V, 8 MHz oscillation frequency	
Multi-master I ² C-BUS interface A-D converter (8-bit resolution) PWM output circuit Power dissipation In high-speed mode (at VCC = 5.5V, 8 MHz oscillation frequency slicer on)	

OSD function

•	OSD function
	Display characters 32 characters X 16 lines + RAM font (1 character)
	(CC/OSD mode)(CDOSD mode)(RAM font) Kinds of characters 510 kinds + 62 kinds + 1 kind (Coloring unit) (a character) (a dot) (a dot)
	Triple layer function
	2 layers selected from CC/CDOSD/OSD mode + RAM font layer
	Character display area CC/CDOSD mode: 16 X 26 dots
	OSD mode/RAM font: 16 X 20 dots
	Kinds of character sizes CC mode/RAM font: 4 kinds
	OSD/CDOSD mode: 14 kinds
	Kinds of character colors
	64 colors (4 adjustment levels for each R, G, B)
	Coloring unit dot, character, character background, raster
	Blanking output OUT1, OUT2
	Display position
	Horizontal: 256 levels Vertical :1024 levels (RAM font can be set independently)
	Attribute
	CC mode: smooth italic, underline, flash, automatic solid space
	OSD mode: border, shadow
	Window/Blank function

3. APPLICATION

TV with a closed caption decoder

●ROM correction function

TABLE OF CONTENTS

1.	DESCRIPTION1
2.	FEATURES1
	APPLICATION1
4.	PIN CONFIGURATION3
	FUNCTIONAL BLOCK DIAGRAM4
6.	PERFORMANCE OVERVIEW5
	PIN DESCRIPTION7
	FUNCTIONAL DESCRIPTION12
	8.1. CENTRAL PROCESSING UNIT (CPU)12
	8.2 MEMORY13
	8.3 INTERRUPTS21
	8.4 TIMERS
	8.5 SERIAL I/O30
	8.6 MULTI-MASTER I2C-BUS INTERFACE
	8.7 PWM OUTPUT CIRCUIT
	8.8 A-D CONVERTER
	8.9 ROM CORRECTION FUNCTION54
	8.10 DATA SLICER55
	8.11 OSD FUNCTIONS
	8.11.1 Triple Layer OSD
	8.11.2 Display Position
	8.11.3 Dot Size
	8.11.4 Clock for OSD
	8.11.5 Field Determination Display81
	8.11.6 Memory for OSD
	8.11.7 Character Color
	8.11.8 Character Background Color91
	8.11.9 OUT1, OUT2 Signals
	8.11.10 Attribute
	8.11.11 Multiline Display101
	8.11.12 Automatic Solid Space Function
	8.11.13 Scan Mode
	8.11.14 Window Function
	8.11.15 Blank Function
	8.11.16 SPRITE OSD Function
	8.11.17 OSD Output Pin Control
	8.11.18 Raster Coloring Function115
	8.12 SOFTWARE RUNAWAY DETECT FUNCTION
	8.13 RESET CIRCUIT
	8.14 CLOCK GENERATING CIRCUIT119
	8.15 DISPLAY OSCILLATION CIRCUIT
	8.16 AUTO-CLEAR CIRCUIT
	8.17 ADDRESSING MODE
	8.18 MACHINE INSTRUCTIONS122
9.	PROGRAMMING NOTES
). ABSOLUTE MAXIMUM RATINGS123

1. RECOMMENDED OPERATING CONDITIONS	123
2. ELECTRIC CHARACTERISTICS	124
3. ANALOG R, G, B OUTPUT CHARACTERISTICS	126
4. A-D CONVERTER CHARACTERISTICS	126
5. MULTI-MASTER I2C-BUS BUS LINE CHARACTERISTICS	127
6. PROM PROGRAMMING METHOD	128
7. DATA REQUIRED FOR MASK ORDERS	129
8. APPENDIX	130
O DACKACE OLITLINE	160

4. PIN CONFIGURATION




Fig. 4.1 Pin Configuration (Top View)

5. FUNCTIONAL BLOCK DIAGRAM




Fig. 5.1 Functional Block Diagram of M37280

6. PERFORMANCE OVERVIEW

Table 6.1 Performance Overview

		Parameter		Functions	
Number of basic instructions				71	
Instruction execution time				$0.5\;\mu\text{s}$ (the minimum instruction execution time, at 8 MHz oscillation frequency)	
Clock frequency				8 MHz (maximum)	
Memory size	ROM	M37280MFH-XX	XXSP	60K bytes	
			KSP, M37280EKSP	80K bytes	
	RAM	M37280MFH-XX		1088 bytes (ROM correction memory inclued)	
		M37280MKH-XXXSP, M37280EKSP		1536bytes (ROM correction memory inclued)	
	OSD	ROM (character f	,	20400 bytes	
		ROM (color dot fo	,	9672 bytes	
		RAM (SPRITE)	,	120 bytes	
		RAM (character)		1536 bytes	
Input/Output ports	_	P02, P04–P07	I/O	7-bit X 1 (N-channel open-drain output structure, can be used as 8-bit PWN output pins)	
	P03		I/O	1-bit X 1 (CMOS input/output structure, can be used as 14-bit PWM output pin)	
	P10, F	P15-P17	I/O	4-bit X 1 (CMOS input/output structure, can be used as OSD output pin INT input pin, serial input pin)	
	P11–F	P14	I/O	4-bit X 1 (N-channel open-drain output structure, can be used as multi master I ² C-BUS interface)	
	P2		I/O	8-bit X 1 (CMOS input/output structure, can be used as A-D input pins)	
	P30, F	P31	I/O	2-bit X 1 (CMOS input/output structure, can be used as A-D input pins)	
	P32		Output	1-bit X 1 (N-channel open-drain output structure)	
	P40-P44		Input	5-bit X 1 (can be used as A-D input pins, INT input pins, external clock inpins)	
	P45, P46		Input	2-bit X 1 (N-channel open-drain output structure when serial I/O is used can be used as serial I/O pins)	
	P47		Output	1-bit X 1 (N-channel open-drain output structure)	
	P50, P51, P56, P57		Output	4-bit X 1 (N-channel open-drain output structure, can be used as PWM output pin)	
	P52-P55		Output	4-bit X 1 (CMOS output structure, can be used as OSD output pins)	
	P60-P62, P65-P67		Output	6-bit X 1 (N-channel open-drain output structure)	
	P63		Input	1-bit X 1 (can be used as sub-clock input pin, OSD clock input pin)	
	P64		Input	1-bit X 1 (CMOS output structure when LC is oscillating, can be used as sub-clock output pin, OSD clock output pin)	
	P70-P72		Input	3-bit X 1 (can be used as data slicer input/output, serial input pin)	
Serial I/O			•	8-bit X 1	
Multi-master I ² C	C-BUS inte	erface		1 (2 systems)	
A-D converter				8 channels (8-bit resolution)	
PWM output cir	cuit			8-bit X 8	
Timers				8-bit timer X 6	
Subroutine nesting				128 levels (maximum)	
Interrupt				<19 types> External interrupt X 3, Internal timer interrupt X 6, Serial I/O interrupt X 1 OSD interrupt X 1, Multi-master I ² C-BUS interface interrupt X 1 Data slicer interrupt X 1, f(XIN)/4096 interrupt X 1, SPRITE OSD interrupt X 1, VSYNC interrupt X 1, A-D conversion interrupt X 1, BRK instruction interrupt X 1	
Clock generating circuit				2 built-in circuits (externally connected to a ceramic resonator or a quartz crystal oscillator)	
Data slicer				Built in	

Table 6.2 Performance Overview

Parameter				Functions
Character display area Kinds of characters Kinds of character sizes Kinds of character colors Display position (horizontal,		lay characters	32 characters X 16 lines	
		Character display area		CC mode: 16 X 26 dots (dot structure: 16 X 20 dots) OSD mode: 16 X 20 dots EXOSD mode: 16 X 26 dots SPRITE display: 16 X 20 dots
		Kinds of characters		CC/OSD mode: 510 kinds CDOSD mode: 62 kinds SPRITE display: 1 kind
		cter sizes	CC mode: 2 kinds OSD/CDOSD mode: 14 kinds SPRITE display: 8 kinds	
		Kinds of character colors		CC/CDOSD mode: 8 kinds (R, G, B, OUT1, OUT2)) OSD mode: 15 kinds (R, G, B, OUT1, OUT2) SPRITE display: 8 kinds (R, G, B, OUT1)
		' ' ' ' '		256 levels (horizontal) X 1024 levels (vertical) SPRITE display: 2048 X 1024
Power source	e voltage			5V ± 10%
Power dissipation	In high-speed mode	OSD ON (Analog output)	Data slicer ON	275 mW typ. (at oscillation frequency f(XIN) = 8 MHz, fosc = 27 MHz)
		OSD ON (Digital output)	Data slicer OFF	165 mW typ. (at oscillation frequency f(XIN) = 8 MHz, fosc = 27 MHz)
		OSD OFF	Data slicer OFF	82.5 mW typ. (at oscillation frequency f(XIN) = 8 MHz)
	In low-speed mode	OSD OFF	Data slicer OFF	0.33 mW typ. (at oscillation frequency f(XCIN) = 32 kHz, f(XIN) = stop)
	In stop mode	In stop mode		0.055 mW (maximum)
Operating temperature range				−10 °C to 70 °C
Device structure				CMOS silicon gate process
Package				64-pin shrink plastic molded DIP

7. PIN DESCRIPTION

Table 7.1 Pin Description

Pin	Name	Input/ Output	Functions	
Vcc, (AVcc,) Vss	Power source		Apply voltage of 5 V \pm 10 % (typical) to Vcc (AVcc) , and 0 V to Vss. ()M37280EKSP	
CNVss	CNVss	Input	Connected to Vss.	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a LOW for 2 μs or more (unde normal Vcc conditions). If more time is needed for the quartz-crystal oscillator to stabilize, this LOW condition shoul be maintained for the required time.	
Xin	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic resonator or a quartz-crystal oscillator is connected between pins XIN and XOUT.	
Хоит	Clock output	Output	If an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.	
P00/ PWM4– P02/PWM6, P03/PWM7,	I/O port P0	I/O	Port P0 is an 8-bit I/O port with direction register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure of P03 is CMOS output, that of P00–P02 and P04–P07 are N-channel open-drain output. See notes at end of Table for full details of port P0 functions.	
P04/ PWM0– P07/PWM3	8-bit PWM output	Output	Pins P00–P03 and P04–P07 are also used as 8-bit PWM output pins PWM4–PWM7 and PWM0–PWM3 respectively. The output structure of PWM0–PWM6 is N-channel open-drain output. And the output structure of PWM7 is CMOS output.	
P10/OUT2, P11/SCL1, P12/SCL2,	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure of P1o and P15–P17 is CMOS output, that of P11–P14 is N-channel open-drain output.	
P13/SDA1, P14/SDA2,	OSD output	Output	Pin P10, P15–P17 are also used as OSD output pins OUT2, G0, B0, R0, respectively. The output structure is CMOS output.	
P15/G0, P16/INT3/ B0.	Multi-master I ² C-BUS interface	Output	Pin P11–P14 are used as SCL1, SCL2, SDA1 and SDA2 respectively, when multi-master I ² C-BUS interface is used. The output structure is N-channel open-drain output.	
P17/SIN/R0	External interrupt input	Input	Pin P16 is also used as external interrupt input pin INT3.	
	Serial I/O data input	Input	Pin P17 is also used as serial I/O data input pin SIN.	
P24/AD3- structure is CMOS out		I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output.	
P26/AD1, P27/AD5	Analog input	Input	Pins P24–P26, P27 are also used as analog input pins AD3–AD1, AD5 respectively.	
P30/AD7, P31/AD8	I/O port P3	I/O	Ports P30 and P31 are 2-bit I/O ports and have basically the same functions as port P0. The output structure is CMOS output.	
	Analog input	Input	Pins P30, P31 are also used as analog input pins AD7, AD8 respectively.	
P32	Output port P3	Output	Ports P32 is a 1-bit output port. The output structure is N-channel open-drain output.	
P40/AD4,	Input port P4	Input	Ports P40–P46 are a 7-bit input port.	
P41/INT2,	Analog input	Input	Pin P40 is also used as analog input pin AD4.	
P42/TIM2, P43/TIM3, P44/INT1, P45/Sout,	External interrupt input	Input	Pins P41, P44 are also used as external interrupt input pins INT2, INT1.	
	External clock input	Input	Pins P42 and P43 are also used as external clock input pins TIM2, TIM3 respectively.	
P46/SCLK	Serial I/O data output	Output	Pin P45 is used as serial I/O data output pin Sout. The output structure is N-channel opendrain output.	
	Serial I/O synchronous clock input/output	I/O	Pin P46 is used as serial I/O synchronous clock input/output pin Sclk. The output structure is N-channel open-drain output.	
P47	Output port P4	Output	Port P47 is a 1-bit output port. The output structure is N-channel open-drain output.	

Table 7.2 Pin Description (continued)

Pin	Name	Input/ Output	Functions
P50/PWM7, P51,	Output port P5	Output	Port P5 is a 4-bit output port. The output structure of P50, P51, P56 and P57 is N-channel open-drain output, that of P52–P55 is CMOS output.
P52/R/R1, P53/G/G1, P54/B/B1.	PWM output	Output	Pin P50 is also used as 8-bit PWM output pin PWM7. The output structure is N-channel open-drain output.
P54/B/B1, P55/OUT1, P56, P57	OSD output	Output	Pins P52–P55 are also used as OSD output pins R/R1, G/G1, B/B1, OUT1 respectively. At R, G, B output, the output structure is analog output. At R1, G1, B1 and OUT1 output, the output structure is CMOS output.
P60-P62, P65-P67	Output port P6	Output	Ports P60–P62 and P65–P67 are 6-bit output ports. The output structure is N-channel opendrain output.
P63/OSC1/	Input port P6	Input	Ports P63 and P64 are 2-bit input port.
XCIN,	Clock input for OSD	Input	Pin P63 is also used as OSD clock input pin OSC1.
P64/OSC2/ XCOUT	Clock output for OSD	Output	Pin P64 is also used as OSD clock output pin OSC2. The output structure is CMOS output.
	Sub-clock output	Output	Pin P64 is also used as sub-clock output pin XCOUT. The output structure is CMOS output.
	Sub-clock input	Input	Pin P63 is also used as sub-clock input pin XCIN.
P70/CVIN,	Input port P7	Input	Ports P70–P72 are 3-bit input port.
P71/VHOLD, P72/(SIN)	Input for data slicer	Input	Pins P70, P71 are also used as data slicer input pins CVIN, VHOLD respectively. When using data slicer, input composite video signal through a capacitor. Connect a capacitor between VHOLD and VSs.
	Serial I/O data input	Input	Pins P72 is also used as serial I/O data input pin SIN.
HLF/AD6			When using data slicer, connect a filter using of a capacitor and a resistor between HLF and Vss.
	Analog input	Input	This is an analog input pin AD6.
Hsync	HSYNC input	Input	This is a horizontal synchronous signal input for OSD.
Vsync	VSYNC input	Input	This is a vertical synchronous signal input for OSD.

Note: Port Pi (i = 0 to 3) has the port Pi direction which can be used to program each bit as an input ("0") or an output ("1"). The pins programmed as "1" in the direction register are output pins. When pins are programmed as "0," they are input pins. When pins are programmed as output pins, the output data are written into the port latch and then output. When data is read from the output pins, the output pin level is not read but the data of the port latch is read. This allows a previously-output value to be read correctly even if the output "L" voltage has risen, for example, because a light emitting diode was directly driven. The input pins float, so the values of the pins can be read. When data is written into the input pin, it is written only into the port latch, while the pin remains in the floating state.

RENESAS




Fig. 7.1 I/O Pin Block Diagram (1)




Fig. 7.2 I/O Pin Block Diagram (2)




Fig. 7.3 I/O Pin Block Diagram (3)

8. FUNCTIONAL DESCRIPTION 8.1. CENTRAL PROCESSING UNIT (CPU)

This microcomputer uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

The FST, SLW instruction cannot be used.

The MUL, DIV, WIT and STP instructions can be used.

8.1.1 CPU Mode Register

The CPU mode register contains the stack page selection bit and internal system clock selection bit. The CPU mode register is allocated at address 00FB16.




Fig. 8.1.1 CPU Mode Register

8.2 MEMORY

8.2.1 Special Function Register (SFR) Area

The special function register (SFR) area in the zero page contains control registers such as I/O ports and timers.

8.2.2 RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

8.2.3 ROM

The M37280MFH-XXXSP has 60K-byte program area. The M37280MKH-XXXSP has 56K-byte program area and 24K-byte data-dedicated area. For the M37280EKSP, the two area (60K, 24K + 56K) can be swithed each other by setting the bank control register.

8.2.4 OSD RAM

RAM for display is used for specifying the character codes and colors to display.

8.2.5 OSD ROM

ROM for display is used for storing character data.

8.2.6 Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

8.2.7 Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

8.2.8 Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

8.2.9 ROM Correction Vector

This is used as the program jump destination addresses for ROM correction.




Fig. 8.2.1 Memory Map

8.2.10 Expansion ROM (only M37280MKH-XXXSP/M37280EKSP)

The M37280MKH-XXXSP/M37280EKSP can use 5-bank (total 20K bytes) expansion ROM (4K bytes each bank) by setting the bank register.

The expansion ROM is assigned to address 1B00016 to 1FFF16. The contents of each bank in the expansion ROM are read by setting the bank register and accessing addresses 100016 to 1FFF16. As the expansion ROM is not programmable, use it as data-dedicated area. When using the expansion ROM area, the internal ROM at addresses 100016 to 1FFF16 (extra area) is not also programmable.

- Notes 1: When using the expansion ROM (BK7 = "1"), the ROM correction function do not operate for addresses 100016 to 1FFF16.
 - 2: When using the emulator MCU (M37280ERSS), as addresses 100016 to FFFF16 can be emulated by setting bit 7 of the bank control register to "0," the expansion ROM cannot be used. Addresses 200016 to FFFF16 can be emulated by setting it to "1." The data in specified area by the bank selection bits can be read by accessing addresses 100016 to 1FFF16.
 - 3: When using the emulator MCU, the expansion ROM and the extra area cannot be emulated by setting bit 7 of the bank control register to "1." Therefore, write the data to this area before using.
 - **4:** For the M37280MKH-XXXSP, fix bit 7 of the bank control register to "1." For M37280MFH-XXXSP, fix the address 00ED16 to "0016."




Fig. 8.2.2 Bank Control Register




Fig. 8.2.3 Memory Map of Special Function Register 1 (SFR1) (1)




Fig. 8.2.4 Memory Map of Special Function Register 1 (SFR2) (2)




Fig. 8.2.5 Memory Map of Special Function Register 2 (SFR2) (1)




Fig. 8.2.6 Memory Map of Special Function Register 2 (SFR2) (2)




Fig. 8.2.7 Memory Map of Special Function Register 2 (SFR2) (3)




Fig. 8.2.8 Internal State of Processor Status Register and Program Counter at Reset

8.3 INTERRUPTS

Interrupts can be caused by 19 different sources consisting of 3 external, 14 internal, 1 software, and reset. Interrupts are vectored interrupts with priorities as shown in Table 8.3.1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted,

- ① The contents of the program counter and processor status regis ter are automatically stored into the stack.
- ② The interrupt disable flag I is set to "1" and the corresponding interrupt request bit is set to "0."
- ③ The jump destination address stored in the vector address enters the program counter.

Other interrupts are disabled when the interrupt disable flag is set to "1."

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figures 8.3.2 to 8.3.6 show the interrupt-related registers.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1," interrupt request bit is "1," and the interrupt disable flag is "0." The interrupt request bit can be set to "0" by a program, but not set to "1." The interrupt enable bit can be set to "0" and "1" by a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 8.3.1 shows interrupt control.

8.3.1 Interrupt Causes

(1) VSYNC and OSD Interrupts

The VSYNC interrupt is an interrupt request synchronized with the vertical sync signal.

The OSD interrupt occurs after character block display to the CRT is completed.

(2) INT1, INT2 Interrupts

The INT1 and INT2 interrupts are external interrupt inputs, the system detects that the level of a pin changes from LOW to HIGH or from HIGH to LOW, and generates an interrupt request. The input active edge can be selected by bits 3 and 4 of the interrupt input polarity register (address 021216): when this bit is "0," a change from LOW to HIGH is detected; when it is "1," a change from HIGH to LOW is detected. Note that both bits are cleared to "0" at reset.

(3) Timer 1 to 4 Interrupts

An interrupt is generated by an overflow of timer 1, 2, 3 or 4.

Table 8.3.1 Interrupt Vector Addresses and Priority

Priority	Interrupt Source	Vector Addresses	Remarks
1	Reset	FFFF16, FFFE16	Non-maskable
2	OSD interrupt	FFFD16, FFFC16	
3	INT1 interrupt	FFFB16, FFFA16	Active edge selectable
4	Data slicer interrupt	FFF916, FFF816	
5	Serial I/O interrupt	FFF716, FFF616	
6	Timer 4 • SPRITE OSD interrupt	FFF516, FFF416	
7	f(XIN)/4096 interrupt	FFF316, FFF216	Software switch by software (See note)
8	VSYNC interrupt	FFF116, FFF016	Active edge selectable
9	Timer 3 interrupt	FFEF16, FFEE16	
10	Timer 2 interrupt	FFED16, FFEC16	
11	Timer 1 interrupt	FFEB16, FFEA16	
12	A-D convertion • INT3 interrupt	FFE916, FFE816	Software switch by software (See note)/ When selecting INT3 interrupt, active edge selectable.
13	INT2 interrupt	FFE716, FFE616	Active edge selectable
14	Multi-master I ² C-BUS interface interrupt	FFE516, FFE416	
15	Timer 5 • 6 interrupt	FFE316, FFE216	Software switch by software (See note)
16	BRK instruction interrupt	FFDF16, FFDE16	Non-maskable (software interrupt)

Note: Switching a source during a program causes an unnecessary interrupt occurs. Accordingly, set a source at initializing of program.

(4) Serial I/O Interrupt

This is an interrupt request from the clock synchronous serial I/O function.

(5) f(XIN)/4096 • SPRITE OSD Interrupt

The f (XIN)/4096 interrupt occurs regularly with a f(XIN)/4096 period. Set bit 0 of the PWM mode register 1 to "0."

The SPRITE OSD interrupt occurs at the completion of SPRITE display.

Since f(XIN)/4096 interrupt and SPRITE OSD interrupt share the same vector, an interrupt source is selected by bit 5 of the SPRITE OSD control register (address 025816).

(6) Data Slicer Interrupt

An interrupt occurs when slicing data is completed.

(7) Multi-master I²C-BUS Interface Interrupt

This is an interrupt request related to the multi-master I²C-BUS interface.

(8) A-D Conversion • INT3 Interrupt

The A-D conversion interrupt occurs at the completion of A-D conversion.

The INT3 is an external input, the system detects that the level of a pin changes from LOW to HIGH or from HIGH to LOW, and generates an interrupt request. The input active edge can be selected by bit 6 of the interrupt input polarity register (address 021216): when this bit is "0," a change from LOW to HIGH is detected; when it is "1," a change from HIGH to LOW is detected. Note that this bit is cleared to "0" at reset.

Since A-D conversion interrupt and the INT3 interrupt share the same vector, an interrupt source is selected by bit 7 of the interrupt interval determination control register (address 021216).

(9) Timer 5 • 6 Interrupt

An interrupt is generated by an overflow of timer 5 or 6. Their priorities are same, and can be switched by software.

(10) BRK Instruction Interrupt

This software interrupt has the least significant priority. It does not have a corresponding interrupt enable bit, and it is not affected by the interrupt disable flag I (non-maskable).




Fig. 8.3.1 Interrupt Control

Interrupt Request Register 1 b7b6b5b4b3b2b1b0 Interrupt request register 1 (IREQ1) [Address 00FC16] After reset R W Name **Functions** Timer 1 interrupt 0: No interrupt request issued 0 0 R :* request bit (TM1R) 1: Interrupt request issued Timer 2 interrupt 0: No interrupt request issued R * request bit (TM2R) 1 : Interrupt request issued Timer 3 interrupt 0: No interrupt request issued 0 R:* request bit (TM3R) 1 : Interrupt request issued Timer 4 interrupt 0 R :* 0: No interrupt request issued request bit (TM4R) 1: Interrupt request issued OSD interrupt request 0 : No interrupt request issued 0 R :* (OSDR) 1: Interrupt request issued VSYNC interrupt 0 R:* 0: No interrupt request issued request bit (VSCR) 1 : Interrupt request issued R :* A-D conversion • INT3 0 0: No interrupt request issued interrupt request bit (ADR) 1 : Interrupt request issued Nothing is assigned. This bit is a write disable bit. R 0 When this bit is read out, the value is "0." *: "0" can be set by software, but "1" cannot be set.

Fig. 8.3.2 Interrupt Request Register 1




Fig. 8.3.3 Interrupt Request Register 2




Fig. 8.3.4 Interrupt Control Register 1




Fig. 8.3.5 Interrupt Control Register 2




Fig. 8.3.6 Interrupt Input Polarity Register

8.4 TIMERS

This microcomputer has 6 timers: timer 1, timer 2, timer 3, timer 4, timer 5, and timer 6. All timers are 8-bit timers with the 8-bit timer latch. The timer block diagram is shown in Figure 8.4.3.

All of the timers count down and their divide ratio is 1/(n+1), where n is the value of timer latch. By writing a count value to the corresponding timer latch (addresses 00F016 to 00F316: timers 1 to 4, addresses 021A16 and 021B16: timers 5 and 6), the value is also set to a timer, simultaneously.

The count value is decremented by 1. The timer interrupt request bit is set to "1" by a timer overflow at the next count pulse, after the count value reaches "0016".

8.4.1 Timer 1

Timer 1 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XIN)/4096 or f(XCIN)/4096
- External clock from the P42/TIM2 pin

The count source of timer 1 is selected by setting bits 5 and 0 of timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.

Timer 1 interrupt request occurs at timer 1 overflow.

8.4.2 Timer 2

Timer 2 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- Timer 1 overflow signal
- External clock from the TIM2 pin

The count source of timer 2 is selected by setting bits 4 and 1 of timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 1 overflow signal is a count source for the timer 2, the timer 1 functions as an 8-bit prescaler.

Timer 2 interrupt request occurs at timer 2 overflow.

8.4.3 Timer 3

Timer 3 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XCIN)
- External clock from the TIM3 pin

The count source of timer 3 is selected by setting bit 0 of timer mode register 2 (address 00F516) and bit 6 at address 00C716. Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.

Timer 3 interrupt request occurs at timer 3 overflow.

8.4.4 Timer 4

Timer 4 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- f(XIN)/2 or f(XCIN)/2
- f(XCIN)

The count source of timer 3 is selected by setting bits 1 and 4 of timer mode register 2 (address 00F516). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 3 overflow signal is a count source for the timer 4, the timer 3 functions as an 8-bit prescaler.

Timer 4 interrupt request occurs at timer 4 overflow.

8.4.5 Timer 5

Timer 5 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- · Timer 2 overflow signal
- Timer 4 overflow signal

The count source of timer 3 is selected by setting bit 6 of timer mode register 1 (address 00F416) and bit 7 of timer mode register 2 (address 00F516). When overflow of timer 2 or 4 is a count source for timer 5, either timer 2 or 4 functions as an 8-bit prescaler. Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.

Timer 5 interrupt request occurs at timer 5 overflow.

8.4.6 Timer 6

Timer 6 can select one of the following count sources:

- f(XIN)/16 or f(XCIN)/16
- Timer 5 overflow signal

The count source of timer 6 is selected by setting bit 7 of timer mode register 1 (address 00F416). Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. When timer 5 overflow signal is a count source for timer 6, timer 5 functions as an 8-bit prescaler.

Timer 6 interrupt request occurs at timer 6 overflow.

At reset, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. The f(XIN)* /16 is selected as the timer 3 count source. The internal reset is released by timer 4 overflow in this state and the internal clock is connected.

At execution of the STP instruction, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. However, the $f(XIN)^*/16$ is not selected as the timer 3 count source. So set both bit 0 of timer mode register 2 (address 00F516) and bit 6 at address 00C716 to "0" before execution of the STP instruction $(f(XIN)^*/16$ is selected as the timer 3 count source). The internal STP state is released by timer 4 overflow in this state and the internal clock is connected.

As a result of the above procedure, the program can start under a stable clock.

*: When bit 7 of the CPU mode register (CM7) is "1," f(XIN) becomes f(XCIN).

The structure of timer-related registers is shown in Figures 8.4.1 and 8.4.2






Fig. 8.4.1 Timer Mode Register 1




Fig. 8.4.2 Timer Mode Register 2




Fig. 8.4.3 Timer Block Diagram

8.5 SERIAL I/O

This microcomputer has a built-in serial I/O which can either transmit or receive 8-bit data serially in the clock synchronous mode.

The serial I/O block diagram is shown in Figure 8.5.1. The synchronous clock I/O pin (SCLK), and data output pin (SOUT) also function as port P4, data input pin (SIN) also functions as ports P1 and P7. Bit 2 of the serial I/O mode register (address 021316) selects whether the synchronous clock is supplied internally or externally (from the SCLK pin). When an internal clock is selected, bits 1 and 0 select whether f(XIN) or f(XCIN) is divided by 8, 16, 32, or 64. To use SOUT and SCLK pins for serial I/O, set the corresponding bits of the port P4 direction register (address 00C916) to "0." To use $\mbox{S{\sc in}}$ pin for serial I/O, set the corresponding bit of the port P1 direction register (address 00C316) to "0."

The operation of the serial I/O is described below. The operation of the serial I/O differs depending on the clock source; external clock or internal clock.




Fig. 8.5.1 Serial I/O Block Diagram

Internal clock: The serial I/O counter is set to "7" during the write cycle into the serial I/O register (address 021416), and the transfer clock goes "H" forcibly. At each falling edge of the transfer clock after the write cycle, serial data is output from the Sout pin. Transfer direction can be selected by bit 5 of the serial I/O mode register. At each rising edge of the transfer clock, data is input from the SIN pin and data in the serial I/O register is shifted 1 bit.

After the transfer clock has counted 8 times, the serial I/O counter becomes "0" and the transfer clock stops at HIGH. At this time the interrupt request bit is set to "1."

External clock: The an external clock is selected as the clock source, the interrupt request is set to "1" after the transfer clock has been counted 8 counts. However, transfer operation does not stop, so the clock should be controlled externally. Use the external clock of 500kHz or less with a duty cycle of 50%.

The serial I/O timing is shown in Figure 8.5.2. When using an external clock for transfer, the external clock must be held at HIGH for initializing the serial I/O counter. When switching between an internal clock and an external clock, do not switch during transfer. Also, be sure to initialize the serial I/O counter after switching.

- Notes 1: On programming, note that the serial I/O counter is set by writing to the serial I/O register with the bit managing instructions, such as SEB and CLB.
 - 2: When an external clock is used as the synchronous clock, write transmit data to the serial I/O register when the transfer clock input level is HIGH




Fig. 8.5.2 Serial I/O Timing (for LSB first)




Fig. 8.5.3 Serial I/O Mode Register

8.6 MULTI-MASTER I²C-BUS INTERFACE

The multi-master I²C-BUS interface is a serial communications circuit, conforming to the Philips I²C-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications. Figure 8.6.1 shows a block diagram of the multi-master I²C-BUS interface and Table 8.6.1 shows multi-master I²C-BUS interface functions.

This multi-master I 2 C-BUS interface consists of the I 2 C address register, the I 2 C data shift register, the I 2 C clock control register, the I 2 C control register, the I 2 C status register and other control circuits.

Table 8.6.1 Multi-master I²C-BUS Interface Functions

Item	Function		
Format	In conformity with Philips I ² C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode		
Communication mode	In conformity with Philips I ² C-BUS standard: Master transmission Master reception Slave transmission Slave reception		
SCL clock frequency	16.1 kHz to 400 kHz (at φ = 4 MHz)		

 ϕ : System clock = f(XIN)/2

Note: We are not responsible for any third party's infringement of patent rights or other rights attributable to the use of the control function (bits 6 and 7 of the I²C control register at address 00F916) for connections between the I²C-BUS interface and ports (SCL1, SCL2, SDA1, SDA2).




Fig. 8.6.1 Block Diagram of Multi-master I²C-BUS Interface

8.6.1 I²C Data Shift Register

The I²C data shift register (S0: address 00F616) is an 8-bit shift register to store receive data and write transmit data.

When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted one bit to the left.

The I²C data shift register is in a write enable status only when the ESO bit of the I²C control register (address 00F9₁₆) is "1." The bit counter is reset by a write instruction to the I²C data shift register. When both the ESO bit $\,$ and the MST bit of the I^2C status register $\,$ (address 00F816) are "1," the SCL is output by a write instruction to the I²C data shift register. Reading data from the I²C data shift register is always enabled regardless of the ESO bit value.

Note: To write data into the I²C data shift register after setting the MST bit to "0" (slave mode), keep an interval of 8 machine cycles or more.




Fig. 8.6.2 Data Shift Register

8.6.2 I²C Address Register

The I^2C address register (address 00F716) consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition are detected.


(1) Bit 0: Read/Write Bit (RBW)

Not used when comparing addresses, in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the $\rm I^2C$ address register.

The RBW bit is cleared to "0" automatically when the stop condition is detected.

(2) Bits 1 to 7: Slave Address (SAD0-SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits.



RENESAS

Fig. 8.6.3 I²C Address Register

8.6.3 I²C Clock Control Register

The I²C clock control register (address 00FA₁₆) is used to set ACK control, SCL mode and SCL frequency.

(1) Bits 0 to 4: SCL Frequency Control Bits (CCR0-CCR4) These bits control the SCL frequency.

(2) Bit 5: SCL Mode Specification Bit (FAST MODE)

This bit specifies the SCL mode. When this bit is set to "0," the standard clock mode is set. When the bit is set to "1," the high-speed clock mode is set.

(3) Bit 6: ACK Bit (ACK BIT)

This bit sets the SDA status when an ACK clock* is generated. When this bit is set to "0," the ACK return mode is set and SDA goes to LOW at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is set. The SDA is held in the HIGH status at the occurrence of an ACK clock.

However, when the slave address matches the address data in the reception of address data at ACK BIT = "0," the SDA is automatically made LOW (ACK is returned). If there is a mismatch between the slave address and the address data, the SDA is automatically made HIGH (ACK is not returned).

(4) Bit 7: ACK Clock Bit (ACK)

This bit specifies a mode of acknowledgment which is an acknowledgment response of data transmission. When this bit is set to "0," the no ACK clock mode is set. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is set and the master generates an ACK clock upon completion of each 1-byte data transmission. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (make SDA HIGH) and receives the ACK bit generated by the data receiving device.

Note: Do not write data into the I²C clock control register during transmission. If data is written during transmission, the I²C clock generator is reset, so that data cannot be transmitted normally.

*ACK clock: Clock for acknowledgement




Fig. 8.6.4 I²C Address Register

8.6.4 I²C Control Register

The I²C control register (address 00F9₁₆) controls the data communication format.

(1) Bits 0 to 2: Bit Counter (BC0-BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. An interrupt request signal occurs immediately after the number of bits specified with these bits are transmitted.

When a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.

(2) Bit 3: I²C Interface Use Enable Bit (ESO)

This bit enables usage of the multimaster I²C BUS interface. When this bit is set to "0," the use disable status is provided, so the SDA and the SCL become high-impedance. When the bit is set to "1," use of the interface is enabled.

When ESO = "0," the following is performed.

- PIN = "1," BB = "0" and AL = "0" are set (they are bits of the I²C status register at address 00F816).
- Writing data to the I²C data shift register (address 00F616) is disabled

(3) Bit 4: Data Format Selection Bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to "0," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "8.6.5 I²C Status Register," bit 1) is received, transmission processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized

(4) Bit 5: Addressing Format Selection Bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to "0," the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the I²C address register (address 00F716) are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected, all the bits of the I²C address register are compared with address data.

(5) Bits 6 and 7:Connection Control Bits between I²C-BUS Interface and Ports (BSEL0, BSEL1)

These bits controls the connection between SCL and ports or SDA and ports (refer to Figure 8.6.5).




Fig. 8.6.5 Connection Port Control by BSEL0 and BSEL1




Fig. 8.6.6 I²C Control Register

8.6.5 I²C Status Register

The I²C status register (address 00F8₁₆) controls the I²C-BUS interface status. The low-order 4 bits are read-only bits and the highorder 4 bits can be read out and written to.

(1) Bit 0: Last Receive Bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I²C data shift register (address 00F6₁₆).

(2) Bit 1: General Call Detecting Flag (AD0)

This bit is set to "1" when a general call* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition.

*General call: The master transmits the general call address "0016" to all slaves.

(3) Bit 2: Slave Address Comparison Flag (AAS)

This flag indicates a comparison result of address data.

- In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions.
 - The address data immediately after occurrence of a START condition matches the slave address stored in the high-order 7 bits of the I²C address register (address 00F7₁₆).
 - · A general call is received.
- In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition.
 - When the address data is compared with the I²C address register (8 bits consists of slave address and RBW), the first bytes
- The state of this bit is changed from "1" to "0" by executing a write instruction to the I²C data shift register (address 00F6₁₆).

(4) Bit 3: Arbitration Lost* detecting flag (AL)

n the master transmission mode, when a device other than the microcomputer sets the SDA to "L,", arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0." When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to receive and recognize its own slave address transmitted by another master device.

*Arbitration lost: The status in which communication as a master is disabled

(5) Bit 4: I²C-BUS Interface Interrupt Request Bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the state of the PIN bit changes from "1" to "0." At the same time, an interrupt request signal is sent to the CPU. The PIN bit is set to "0" in synchronization with a falling edge of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling edge of the PIN bit. When the PIN bit is "0." the SCL is kept in the "0" state and clock generation is disabled. Figure 8.6.8 shows an interrupt request signal generating timing chart.

The PIN bit is set to "1" in any one of the following conditions.

- Executing a write instruction to the I²C data shift register (address
- When the ESO bit is "0"
- At reset

The conditions in which the PIN bit is set to "0" are shown below:

- · Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- · Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception

(6) Bit 5: Bus Busy Flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. When this bit is set to "1," this bus system is busy and the occurrence of a START condition is disabled by the START condition duplication prevention function (Note).

This flag can be written by software only in the master transmission mode. In the other modes, this bit is set to "1" by detecting a START condition and set to "0" by detecting a STOP condition. When the ESO bit of the I²C control register (address 00F9₁₆) is "0" and at reset, the BB flag is kept in the "0" state.

(7) Bit 6: Communication Mode Specification Bit (transfer direction specification bit: TRX)

This bit decides the direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output into the SDA in synchronization with the clock generated on the SCL.

When the ALS bit of the I^2C control register (address 00F916) is "0" in the slave reception mode is selected, the TRX bit is set to "1" (transmit) if the least significant bit (R/W bit) of the address data transmitted by the master is "1." When the ALS bit is "0" and the R/W bit is "0," the TRX bit is cleared to "0" (receive).

The TRX bit is cleared to "0" in one of the following conditions.

- · When arbitration lost is detected.
- · When a STOP condition is detected.
- · When occurence of a START condition is disabled by the START condition duplication prevention function (Note).
- With MST = "0" and when a START condition is detected.
- With MST = "0" and when ACK non-return is detected.
- · At reset



(8) Bit 7: Communication Mode Specification Bit (master/slave specification bit: MST)

This bit is used for master/slave specification for data communication. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated, and also the clocks required for data communication are generated on the SCL.

The MST bit is cleared to "0" in one of the following conditions.

- Immediately after completion of 1-byte data transmission when arbitration lost is detected
- · When a STOP condition is detected.
- When occurence of a START condition is disabled by the START condition duplication preventing function (Note).
- · At reset

Note: The START condition duplication prevention function disables the START condition generation, reset of bit counter reset, and SCL output, when the following condition is satisfied:

a START condition is set by another master device.




Fig. 8.6.7 I²C Status Register




Fig. 8.6.8 Interrupt Request Signal Generation Timing

8.6.6 START Condition Generation Method

When the ESO bit of the 1^2 C control register (address 00F916) is "1," execute a write instruction to the 1^2 C status register (address 00F816) to set the MST, TRX and BB bits to "1." A START condition will then be generated. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generation timing and BB bit set timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 8.6.9 for the START condition/ generation timing diagram, and Table 8.6.2 for the START condition/ STOP condition generation timing table.




Fig. 8.6.9 START Condition Generation Timing Diagram

8.6.7 STOP Condition Generation Method

When the ESO bit of the I^2C control register (address 00F916) is "1," execute a write instruction to the I^2C status register (address 00F816) for setting the MST bit and the TRX bit to "1" and the BB bit to "0". A STOP condition will then be generated. The STOP condition generation timing and the BB flag reset timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 8.6.10 for the STOP condition generation timing diagram, and Table 8.6.2 for the START condition/STOP condition generation timing table.




Fig. 8.6.10 STOP Condition Generation Timing Diagram

Table 8.6.2 START Condition/STOP Condition Generation Timing Table

Item Standard Clock Mod		High-speed Clock Mode	
Setup time	4.25 μs (17 cycles)	1.75 μs (7 cycles)	
Hold time	5.0 μs (20 cycles)	2.5 μs (10 cycles)	
Set/reset time for BB flag	3.0 μs (12 cycles)	1.5 μs (6 cycles)	

Note: Absolute time at ϕ = 4 MHz. The value in parentheses denotes the number of φ cycles.

8.6.8 START/STOP Condition Detect Conditions

The START/STOP condition detect conditions are shown in Figure 8.6.11 and Table 8.6.3. Only when the 3 conditions of Table 8.6.3 are satisfied, a START/STOP condition can be detected.

Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal "IICIRQ" is generated to the CPU.




Fig. 8.6.11 START Condition/STOP Condition Detect Timing Diagram

Table 8.6.3 START Condition/STOP Condition Detect Conditions

Standard Clock Mode	High-speed Clock Mode	
6.5 μs (26 cycles) < SCL	1.0 μs (4 cycles) < SCL	
release time	release time	
3.25 μs (13 cycles) < Setup time	0.5 μs (2 cycles) < Setup time	
3.25 μs (13 cycles) < Hold time	0.5 μs (2 cycles) < Hold time	

Note: Absolute time at ϕ = 4 MHz. The value in parentheses denotes the number of ϕ cycles.

8.6.9 Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats is described below.

(1) 7-bit Addressing Format

To meet the 7-bit addressing format, set the 10BIT SAD bit of the I^2C control register (address 00F916) to "0." The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the I^2C address register (address 00F716). At the time of this comparison, address comparison of the RBW bit of the I^2C address register (address 00F716) is not made. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 8.6.12, (1) and (2).

(2) 10-bit Addressing Format

To meet the 10-bit addressing format, set the 10BIT SAD bit of the I^2C control register (address 00F916) to "1." An address comparison is made between the first-byte address data transmitted from the master and the 7-bit slave address stored in the I^2C address register (address 00F716). At the time of this comparison, an address comparison between the RBW bit of the I^2C address register (address 00F716) and the R/\overline{W} bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the R/\overline{W} bit which is the last bit of the address data not only specifies the direction of communication for control data but also is processed as an address data bit.

When the first-byte address data matches the slave address, the AAS bit of the I^2C status register (address 00F816) is set to "1." After the second-byte address data is stored into the I^2C data shift register (address 00F616), make an address comparison between the second-byte data and the slave address by software. When the address data of the 2nd bytes matches the slave address, set the RBW bit of the I^2C address register (address 00F716) to "1" by software. This processing can match the 7-bit slave address and R/\overline{W} data, which are received after a RESTART condition is detected, with the value of the I^2C address register (address 00F716). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 8.6.12, (3) and (4).

8.6.10 Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.

- ① Set a slave address in the high-order 7 bits of the I²C address register (address 00F716) and "0" in the RBW bit.
- ② Set the ACK return mode and SCL = 100 kHz by setting "8516" in the I²C clock control register (address 00FA16).
- Set "1016" in the I²C status register (address 00F816) and hold the SCL at the HIGH.
- Set a communication enable status by setting "4816" in the I²C control register (address 00F916).
- Set the address data of the destination of transmission in the highorder 7 bits of the I²C data shift register (address 00F616) and set "0" in the least significant bit.
- Set "F016" in the I²C status register (address 00F816) to generate
 a START condition. At this time, an SCL for 1 byte and an ACK
 clock automatically occurs.
- $\ \ \,$ Set transmit data in the I²C data shift register (address 00F616). At this time, an SCL and an ACK clock automatically occurs.
- $\ensuremath{\$}$ When transmitting control data of more than 1 byte, repeat step $\ensuremath{\Im}.$
- Set "D016" in the I²C status register (address 00F816). After this, if
 ACK is not returned or transmission ends, a STOP condition will
 be generated.

8.6.11 Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode, using the addressing format, is shown below.

- ① Set a slave address in the high-order 7 bits of the I²C address register (address 00F716) and "0" in the RBW bit.
- ② Set the no ACK clock mode and SCL = 400 kHz by setting "2516" in the I^2C clock control register (address 00FA16).
- Set "1016" in the I²C status register (address 00F816) and hold the SCL at the HIGH.
- 4 Set a communication enable status by setting "4816" in the I²C control register (address 00F916).
- When a START condition is received, an address comparison is made.
- •When all transmitted address are "0" (general call):
 AD0 of the I²C status register (address 00F816) is set to "1" and an interrupt request signal occurs.
- •When the transmitted addresses match the address set in ①:
 ASS of the I²C status register (address 00F816) is set to "1" and an interrupt request signal occurs.
- •In the cases other than the above:
 AD0 and AAS of the I²C status register (address 00F816) are set to "0" and no interrupt request signal occurs.
- © Set dummy data in the I²C data shift register (address 00F6₁₆).
- ® When receiving control data of more than 1 byte, repeat step ⑦.
- When a STOP condition is detected, the communication ends.




Fig. 8.6.12 Address Data Communication Format

8.6.12 Precautions when using multi-master I²C BUS interface (1) Read-modify-write instruction

The precautions when the raead-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master I²C-BUS interface are described below.

•I²C data shift register (S0)

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.

•I²C address register (S0D)

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because hardware changes the read/write bit (RBW) at the above timing.

•I²C status register (S1)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.

•I²C control register (S1D)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because hardware changes the bit counter (BC0-BC2) at the above timing.

•I²C clock control register (S2)

The read-modify-write instruction can be executed for this register.

(2) START condition generating procedure using multi-master

①Procedure example (The necessary conditions of the generating procedure are described as the following ② to ⑤).

I DA (Taking out of slave address value)

(Interrupt disabled) SEI

BBS 5,S1,BUSBUSY (BB flag confirming and branch process)

BUSFREE:

STA S0 (Writing of slave address value) LDM #\$F0. S1 (Trigger of START condition generating)

CLI (Interrupt enabled)

BUSBUSY:

CLI (Interrupt enabled)

- @Use "STA," "STX" or "STY" of the zero page addressing instruction for writing the slave address value to the I²C data shift register.
- 3 Use "LDM" instruction for setting trigger of START condition gener-
- Write the slave address value of above ② and set trigger of START condition generating of above 3 continuously shown the above procedure example.
- ©Disable interrupts during the following three process steps:
 - · BB flag confirming
 - · Writing of slave address value
 - Trigger of START condition generating

When the condition of the BB flag is bus busy, enable interrupts immediately.

(3) RESTART condition generating procedure

①Procedure example (The necessary conditions of the generating procedure are described as the following ② to ⑥.)

Execute the following procedure when the PIN bit is "0."

LDM #\$00, S1 (Select slave receive mode)

LDA — (Taking out of slave address value)

SEI (Interrupt disabled)

STA S0 (Writing of slave address value)

LDM #\$F0, S1 (Trigger of RESTART condition generating)

CLI (Interrupt enabled)

•

Select the slave receive mode when the PIN bit is "0." Do not write "1" to the PIN bit. Neither "0" nor "1" is specified for the writing to the BB bit.

The TRX bit becomes "0" and the SDA pin is released.

- The SCL pin is released by writing the slave address value to the I²C data shift register. Use "STA," "STX" or "STY" of the zero page addressing instruction for writing.
- ®Write the slave address value of above ® and set trigger of RE-START condition generating of above ® continuously shown the above procedure example.
- ® Disable interrupts during the following two process steps:
 - Writing of slave address value
 - Trigger of RESTART condition generating

(4) STOP condition generating procedure

①Procedure example (The necessary conditions of the generating procedure are described as the following ② to ④.)

SEI (Interrupt disabled)
LDM #\$C0, S1 (Select master transmit mode)
NOP (Set NOP)
LDM #\$D0, S1 (Trigger of STOP condition generating)
CLI (Interrupt enabled)

- 2Write "0" to the PIN bit when master transmit mode is select.
- ®Execute "NOP" instruction after setting of master transmit mode. Also, set trigger of STOP condition generating within 10 cycles after selecting of master trasmit mode.

Disable interrupts during the following two process steps:

- · Select of master transmit mode
- Trigger of STOP condition generating

(5) Writing to I²C status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to "0" from "1" simultaneously when the PIN bit is "1." It is because it may become the same as above.

(6) Process of after STOP condition generating

Do not write data in the I²C data shift register S0 and the I²C status register S1 until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem.

8.7 PWM OUTPUT CIRCUIT

This microcomputer is equipped with eight 8-bit PWMs (PWM0–PWM7). PWM0–PWM7 have the same circuit structure and an 8-bit resolution with minimum resolution bit width of 4 μs and repeat period of 1024 μs (for f(XIN) = 8 MHz) .

Figure 8.7.1 shows the PWM block diagram. The PWM timing generating circuit applies individual control signals to PWM0–PWM7 using f(XIN) divided by 2 as a reference signal.

8.7.1 Data Setting

When outputting PWM0–PWM7, set 8-bit output data to the PWMi register (i means 0 to 7; addresses 020016 to 020716).

8.7.2 Transmitting Data from Register to PWM circuit

Data transfer from the PWM register to the PWM circuit is executed at writing data to the register.

The signal output from the PWM output pin corresponds to the contents of this register.

8.7.3 PWM Operation

The following explains PWM operation.

First, set the bit 0 of PWM mode register 1 (address 020A16) to "0" (at reset, bit 0 is already set to "0" automatically), so that the PWM count source is supplied.

PWM0–PWM3 are also used as pins P04–P07, PWM4–PWM6 are also used as pins P00–P02, and PWM7 is also used as pin P50 and P03 respectively. Set the corresponding bits of the port P0 direction register to "1" (output mode). And select each output polarity by bit 3 of PWM mode register 1 (address 020A16). Then, set bits 7 to 0 of PWM mode register 2 to "1" (PWM output).

The PWM waveform is output from the PWM output pins by setting these registers.

Figure 8.7.2 shows the PWM timing. One cycle (T) is composed of 256 (2^8) segments. The 8 kinds of pulses, relative to the weight of each bit (bits 0 to 7), are output inside the circuit during 1 cycle. Refer to Figure 8.7.2 (a). The PWM outputs waveform which is the logical sum (OR) of pulses corresponding to the contents of bits 0 to 7 of the PWM register. Several examples are shown in Figure 8.7.2 (b). 256 kinds of output (HIGH area: 0/256 to 255/256) are selected by changing the contents of the PWM register. A length of entirely HIGH cannot be output, i.e. 256/256.

8.7.4 Output after Reset

At reset, the output of port P0 is in the high-impedance state, port P50 outputs Low, and the contents of the PWM register and the PWM circuit are undefined. Note that after reset, the PWM output is undefined until setting the PWM register.




Fig. 8.7.1 PWM Block Diagram




Fig. 8.7.2 PWM Timing




Fig. 8.7.3 PWM Mode Register 1




Fig. 8.7.4 PWM Mode Register 2

8.8 A-D CONVERTER 8.8.1 A-D Conversion Register (AD)

A-D conversion reigister is a read-only register that stores the result of an A-D conversion. This register should not be read during A-D conversion.

8.8.2 A-D Control Register (ADCON)

The A-D control register controls A-D conversion. Bits 2 to 0 of this register select analog input pins. When these pins are not used as anlog input pins, they are used as ordinary I/O pins. Bit 3 is the A-D conversion completion bit, A-D conversion is started by writing "0" to this bit. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed.

Bit 4 controls connection between the resistor ladder and Vcc. When not using the A-D converter, the resistor ladder can be cut off from the internal Vcc by setting this bit to "0," accordingly providing low-power dissipation.

8.8.3 Comparison Voltage Generator (Resistor Ladder)

The voltage generator divides the voltage between Vss and Vcc by 256, and outputs the divided voltages to the comparator as the reference voltage Vref.

8.8.4 Channel Selector

The channel selector connects an analog input pin, selected by bits 2 to 0 of the A-D control register, to the comparator.

8.8.5 Comparator and Control Circuit

The conversion result of the analog input voltage and the reference voltage "Vref" is stored in the A-D conversion register. The A-D conversion completion bit and A-D conversion interrupt request bit are set to "1" at the completion of A-D conversion.




Fig. 8.8.1 A-D Comparator Block Diagram




Fig. 8.8.2 A-D Control Register

8.8.6 Conversion Method

- ① Set bit 7 of the interrupt input polarity register (address 021216) to "1" to generate an interrupt request at completion of A-D conver-
- ② Set the A-D conversion · INT3 interrupt request bit to "0" (even when A-D conversion is started, the A-D conversion \cdot INT3 interrupt reguest bit is not set to "0" automatically).
- 3 When using A-D conversion interrupt, enable interrupts by setting A-D conversion · INT3 interrupt request bit to "1" and setting the interrupt disable flag to "0."
- 4 Set the Vcc connection selection bit to "1" to connect Vcc to the resistor ladder.
- ⑤ Select analog input pins by the analog input selection bit of the A-D control register.
- © Set the A-D conversion completion bit to "0." This write operation starts the A-D conversion. Do not read the A-D conversion register during the A-D conversion.
- ② Verify the completion of the conversion by the state ("1") of the A-D conversion completion bit, the state ("1") of A-D conversion · INT3 interrupt reguest bit, or the occurrence of an A-D conversion
- ® Read the A-D conversion register to obtain the conversion results.

Note: When the ladder resistor is disconnect from Vcc, set the Vcc connection selection bit to "0" between steps 7 and 8.

8.8.7 Internal Operation

When the A-D conversion starts, the following operations are automatically performed.

- ① The A-D conversion register is set to "0016."
- 2 The most significant bit of the A-D conversion register becomes "1," and the comparison voltage "Vref" is input to the comparator. At this point, Vref is compared with the analog input voltage "VIN."
- 3 Bit 7 is determined by the comparison results as follows.

When Vref < VIN: bit 7 holds "1"

When Vref > VIN: bit 7 becomes "0"

With the above operations, the analog value is converted into a digital value. The A-D conversion terminates in a maximum of 50 machine cycles (12.5 µs at f(XIN) = 8 MHz) after it starts, and the conversion result is stored in the A-D conversion register.

An A-D conversion interrupt request occurs at the same time as A-D conversion completion, the A-D conversion · INT3 interrupt request bit becomes "1." The A-D conversion completion bit also becomes "1."

Table 8.8.1 Expression for Vref and VREF

A-D conversion register contents "n" (decimal notation)	Vref (V)
0	0
1 to 255	$\frac{\text{VREF}}{256} \times (n - 0.5)$

Note: VREF indicates the reference voltage (= Vcc).




Fig. 8.8.3 Changes in A-D Conversion Register and Comparison Voltage during A-D Conversion

8.8.8 Definition of A-D Conversion Accuracy

The definition of A-D conversion accuracy is described below (refer to Figure 8.8.4).

(1) Relative Accuracy

•Zero transition error (VoT)

The deviation of the input voltage at which A-D conversion output data changes from "0" to "1," from the corresponding ideal A-D conversion characteristics between 0 and VREF.

$$Vot = \frac{(Vo - 1/2 \times VREF/256)}{1LSB}$$
 [LSB]

• Full-scale transition error (VFST)

The deviation of the input voltage at which A-D conversion output data changes from "255" to "254," from the corresponding ideal A-D conversion characteristics between 0 and VREF.

$$VFST = \frac{(VREF - 3/2 \times VREF/256) - V254}{1LSB}$$
 [LSB]

Non-linearity error

The deviation of the actual A-D conversion characteristics, from the ideal A-D conversion characteristics between Vo and V254.

Non-linearity error =
$$\frac{V_n - (1LSB \times n + V_0)}{1LSB}$$
 [LSB]

· EDifferential non-linearity error

The deviation of the input voltage required to change output data by "1," from the corresponding ideal A-D conversion characteristics between 0 and VREF.

Differential non-linearity error =
$$\frac{(V_{n+1} - V_n) - 1LSB}{1LSB}$$
[LSB]

(2) Absolute Accuracy

• EAbsolute accuracy error

The deviation of the actual A-D conversion characteristics, from the ideal A-D conversion characteristics between 0 and VREF.

Absolute accuracy error =
$$\frac{V_n - 1LSBA \times (n + 1/2)}{1LSBA}$$
 [LSB]

Note: The analog input voltage "Vn" at which A-D conversion output data changes from "n" to "n + 1" (n; 0 to 254) is as follows (refer to Figure 8.8.4):

1LSB with respect to relative accuracy =
$$\frac{V254 - V0}{254}$$
 [V]

1LSBA with respect to absolute accuracy = $\frac{VREF}{256}$ [V]





Fig. 8.8.4 Definition of A-D Conversion Accuracy

8.9 ROM CORRECTION FUNCTION

This can correct program data in ROM. Up to 2 addresses can be corrected, a program for correction is stored in the ROM correction vector in RAM as the top address. The ROM memory for correction vectors are vectors.

Vector 1 : address 02C016 Vector 2 : address 02E016

Set the address of the ROM data to be corrected into the ROM correction address register. When the value of the counter matches the ROM data address in the ROM correction vector as the top address, the main program branches to the correction program stored in the ROM memory for correction. To return from the correction program to the main program, the op code and operand of the JMP instruction (total of 3 bytes) are necessary at the end of the correction program. The ROM correction function is controlled by the ROM correction enable register.



- 2: Use the JMP instruction (total of 3 bytes) to return from the correction program to the main program.
- 3: Do not set the same ROM correction address to vector 1 and 2.
- 4: For the M37280MKH-XXXSP and M37280EKSP, when using the expansion ROM (BK7 = "1"), the ROM correction function do not operate used for addresses 100016 to1FFF16. Note that on programming.




Fig. 8.9.1 ROM Correction Address Registers

ROM Correction Enable Register ROM correction enable register (RCR) [Address 021016] After reset В Name **Functions** RίW Vector 1 enable bit (RCR0) 0: Disabled R:W 1. Fnabled Vector 2 enable bit (RCR1) 0: Disabled 0 R¦W 1. Fnabled Fix these bits to "0." 2. 3 0 R¦W Nothing is assigned. These bits are write disable bits. When R these bits are read out, the values are "0."

Fig. 8.9.2 ROM Correction Enable Register

8.10 DATA SLICER

This microcomputer includes the data slicer function for the closed caption decoder (referred to as the CCD). This function takes out the caption data superimposed in the vertical blanking interval of a composite video signal. A composite video signal which makes the sync chip's polarity negative is input to the CVIN pin.

When the data slicer function is not used, the data slicer circuit and the timing signal generating circuit can be cut off by setting bit 0 of the data slicer control register 1 (address 00E016) to "0." These settings can realize the low-power dissipation.




Fig. 8.10.1 Data Slicer Block Diagram

8.10.1 Notes When not Using Data Slicer

When bit 0 of data slicer control register 1 (address 00E016) is "0," terminate the pins as shown in Figure 8.10.2.




Fig. 8.10.2 Termination of Data Slicer Input/Output Pins when Data Slicer Circuit and Timing Generating Circuit Is in OFF State

When both bits 0 and 2 of data slicer control register 1 (address 00E016) are "1," terminate the pins as shown in Figure 8.10.3.




Fig. 8.10.3 Termination of Data Slicer Input/Output Pins when Timing Signal Generating Circuit Is in ON State

Figures 8.10.4 and 8.10.5 the data slicer control registers.




Fig. 8.10.4 Data Slicer Control Register 1




Fig. 8.10.5 Data Slicer Control Register 2

8.10.2 Clamping Circuit and Low-pass Filter

The clamp circuit clamps the sync chip part of the composite video signal input from the CVIN pin. The low-pass filter attenuates the noise of clamped composite video signal. The CVIN pin to which composite video signal is input requires a capacitor (0.1 $\mu F)$ coupling outside. Pull down the CVIN pin with a resistor of hundreds of kiloohms to 1 $M\Omega.$ In addition, we recommend to install externally a simple low-pass filter using a resistor and a capacitor at the CVIN pin (refer to Figure 8.10.1).

8.10.3 Sync Slice Circuit

This circuit takes out a composite sync signal from the output signal of the low-pass filter.

8.10.4 Synchronous Signal Separation Circuit

This circuit separates a horizontal synchronous signal and a vertical synchronous signal from the composite sync signal taken out in the sync slice circuit.

(1) Horizontal Synchronous Signal (Hsep)

A one-shot horizontal synchronizing signal Hsep is generated at the falling edge of the composite sync signal.

(2) Vertical Synchronous Signal (Vsep)

As a V_{sep} signal generating method, it is possible to select one of the following 2 methods by using bit 4 of the data slicer control register 2 (address 00E1₁₆).

•Method 1 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, a V_{Sep} signal is generated in synchronization with the rising of the timing signal immediately after this "L" level.

•Method 2 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, it is detected whether a falling of the composite sync signal exits or not in the "L" level period of the timing signal immediately after this "L" level. If a falling exists, a Vsep signal is generated in synchronization with the rising of the timing signal (refer to Figure 8.10.6).

Figure 8.10.6 shows a V_{Sep} generating timing. The timing signal shown in the figure is generated from the reference clock which the timing generating circuit outputs.

Reading bit 5 of data slicer control register 2 permits determinating the shape of the V-pulse portion of the composite sync signal. As shown in Figure 8.10.7, when the A level matches the B level, this bit is "0." In the case of a mismatch, the bit is "1."




Fig. 8.10.6 Vsep Generating Timing (method 2)

8.10.5 Timing Signal Generating Circuit

This circuit generates a reference clock which is 832 times as large as the horizontal synchronous signal frequency. It also generates various timing signals on the basis of the reference clock, horizontal synchronous signal and vertical synchronizing signal. The circuit operates by setting bit 0 of data slicer control register 1 (address 00E016) to "1."

The reference clock can be used as a display clock for OSD function in addition to the data slicer. The HSYNC signal can be used as a count source instead of the composite sync signal. However, when the HSYNC signal is selected, the data slicer cannot be used. A count source of the reference clock can be selected by bit 2 of data slicer control register 1 (address 00E016).

For the pins HLF, connect a resistor and a capacitor as shown in Figure 8.10.1. Make the length of wiring which is connected to these pins as short as possible so that a leakage current may not be gener-

Note: It takes a few tens of milliseconds until the reference clock becomes stable after the data slicer and the timing signal generating circuit are started. In this period, various timing signals, H_{sep} signals and V_{sep} signals become unstable. For this reason, take stabilization time into consideration when programming.




Fig. 8.10.7 Determination of V-pulse Waveform

RENESAS

8.10.6 Data Slice Line Specification Circuit

(1) Specification of Data Slice Line

This circuit decides a line on which caption data is superimposed. The line 21 (fixed), 1 appropriate line for a period of 1 field (total 2 line for a period of 1 field), and both fields (F1 and F2) are sliced their data. The caption position register (address 00E616) is used for each setting (refer to Table 8.10.1).

The counter is reset at the falling edge of Vsep and is incremented by 1 every H_{sep} pulse. When the counter value matched the value specified by bits 4 to 0 of the caption position register, this H_{Sep} is sliced.

The values of "0016" to "1F16" can be set in the caption position register (at setting only 1 appropriate line). Figure 8.10.8 shows the signals in the vertical blanking interval. Figure 8.10.9 shows the structure of the caption position register.

(2) Specification of Line to Set Slice Voltage

The reference voltage for slicing (slice voltage) is generated for the clock run-in pulse in the particular line (refer to Table 7). The field to generate slice voltage is specified by bit 1 of data slicer control register 1. The line to generate slice voltage 1 field is specified by bits 6, 7 of the caption position register (refer to Table 8.10.1).

(3) Field Determination

The field determination flag can be read out by bit 3 of data slicer control register 2. This flag charge at the falling edge of Vsep.




Fig. 8.10.8 Signals in Vertical Blanking Interval




Fig. 8.10.9 Caption Position Register

Table 8.10.1 Specification of Data Slice Line

С	PS	Field and Line to Be Sliced Data	Field and Line to Congrete Slice Voltage	
b7	b6	Fleid and Line to be Sliced Data	Field and Line to Generate Slice Voltage	
0	0	Both fields of F1 and F2 Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2)	Field specified by bit 1 of DSC1 Line 21 (total 1 line)	
0	1	Both fields of F1 and F2 A line specified by bits 4 to 0 of CPS (total 1 line) (See note 3)	Field specified by bit 1 of DSC1 A line specified by bits 4 to 0 of CPS (total 1 line) (See note 3)	
1	0	Both fields of F1 and F2 Line 21 (total 1 line)	Field specified by bit 1 of DSC1 Line 21 (total 1 line)	
1	1	Both fields of F1 and F2 Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2)	 Field specified by bit 1 of DSC1 Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2) 	

Notes 1: DSC1 is data slicer control register 1. CPS is caption position register.

^{2:} Set "0016" to "1016" to bits 4 to 0 of CPS.

^{3:} Set "0016" to "1F16" to bits 4 to 0 of CPS.

8.10.7 Reference Voltage Generating Circuit and Comparator

The composite video signal clamped by the clamping circuit is input to the reference voltage generating circuit and the comparator.

(1) Reference Voltage Generating Circuit

This circuit generates a reference voltage (slice voltage) by using the amplitude of the clock run-in pulse in line specified by the data slice line specification circuit. Connect a capacitor between the VHOLD pin and the Vss pin, and make the length of wiring as short as possible so that a leakage current may not be generated.

(2) Comparator

The comparator compares the voltage of the composite video signal with the voltage (reference voltage) generated in the reference voltage generating circuit, and converts the composite video signal into a digital value.

8.10.8 Start Bit Detecting Circuit

This circuit detects a start bit at line decided in the data slice line specification circuit.

The detection of a start bit is described below.

- $\ensuremath{\mathbb{O}}$ A sampling clock is generated by dividing the reference clock output by the timing signal.
- ② A clock run-in pulse is detected by the sampling clock.
- ③ After detection of the pulse, a start bit pattern is detected from the comparator output.

8.10.9 Clock Run-in Determination Circuit

This circuit determinates clock run-in by counting the number of pulses in a window of the composite video signal.

The reference clock count value in one pulse cycle is stored in bits 3 to 7 of the clock run-in detect register (address 00EA₁₆). Read out these bits after the occurrence of a data slicer interrupt (refer to "8.10.12 Interrupt Request Generating Circuit").

Figure 8.10.10 shows the structure of clock run-in detect register.




Fig. 8.10.10 Clock Run-in Detect Register

8.10.10 Data Clock Generating Circuit

This circuit generates a data clock synchronized with the start bit detected in the start bit detecting circuit. The data clock stores caption data to the 16-bit shift register. When the 16-bit data has been stored and the clock run-in determination circuit determines clock run-in, the caption data latch completion flag is set. This flag is reset at a falling of the vertical synchronous signal (Vsep).




Fig. 8.10.11 Data Clock Position Register

8.10.11 16-bit Shift Register

The caption data converted into a digital value by the comparator is stored into the 16-bit shift register in synchronization with the data clock. The contents of the high-order 8 bits of the stored caption data can be obtained by reading out data register 2 (address 00E316) and data register 4 (address 00E516). The contents of the low-order 8 bits can be obtained by reading out data register 1 (address 00E216) and data register 3 (address 00E416), respectively. These registers are reset to "0" at a falling of Vsep. Read out data registers 1 and 2 after the occurrence of a data slicer interrupt (refer to "8.10.12 Interrupt Request Generating Circuit").

8.10.12 Interrupt Request Generating Circuit

The interrupt requests as shown in Table 8.10.3 are generated by combination of the following bits; bits 6 and 7 of the caption position register (address 00E616). Read out the contents of data registers 1 to 4 and the contents of bits 3 to 7 of the clock run-in detect register after the occurrence of a data slicer interrupt request.

Table 8.10.2 Contents of Caption Data Latch Completion Flag and 16-bit Shift Register

Slice Line Spe	Line Specification Mode Contents of Caption Data Latch (Contents of Caption Data Latch Completion Flag		bit Shift Register
CPS		Completion Flag 1	Completion Flag 2	Caption Data	Caption Data
bit 7	bit 6	(bit 0 of DSC2)	(bit 5 of CPS)	Registers 1, 2	Registers 3, 4
0	0	Line 21	A line specified by bits 4 to 0 of CPS	16-bit data of line 21	16-bit data of a line specified by bits 4 to 0 of CPS
0	1	A line specified by bits 4 to 0 of CPS	Invalid	16-bit data of a line specified by bits 4 to 0 of CPS	Invalid
1	0	Line 21	Invalid	16-bit data of line 21	Invalid
1	1	Line 21	A line specified by bits 4 to 0 of CPS	16-bit data of line 21	16-bit data of a line specified by bits 4 to 0 of CPS

CPS: Caption position register DSC2: Data slicer control register 2

Table 8.10.3 Occurence Sources of Interrupt Request

Caption pos	sition register	Occurence Souces of Interrupt Request at End of Data Slice Line	
b7 b6		Occurence Souces of interrupt Request at End of Data Silce Line	
0	0	After slicing line 21	
U	1	After a line specified by bits 4 to 0 of CPS	
	0	After slicing line 21	
'	1	After slicing line 21	

RENESAS

8.10.13 Synchronous Signal Counter

The synchronous signal counter counts the composite sync signal taken out from a video signal in the data slicer circuit or the vertical synchronous signal V_{Sep} as a count source.

The count value in a certain time (T time) generated by $f(XIN)/2^{13}$ or $f(XIN)/2^{13}$ is stored into the 5-bit latch. Accordingly, the latch value changes in the cycle of T time. When the count value exceeds "1F16," "1F16" is stored into the latch.

The latch value can be obtained by reading out the sync pulse counter register (address 00E916). A count source is selected by bit 5 of the sync pulse counter register.

The synchronous signal counter is used when bit 0 of PWM mode register 1 (address 020816).

Figure 8.10.12 shows the structure of the sync pulse counter and Figure 8.10.13 shows the synchronous signal counter block diagram.




Fig. 8.10.12 Sync Pulse Counter Register




Fig. 8.10.13 Synchronous Signal Counter Block Diagram

8.11 OSD FUNCTIONS

Table 8.11.1 outlines the OSD functions.

This OSD function can display the following: the block display (32 characters X 16 lines), the SPRITE display. And besides, the function can display the both display at the same time. There are 3 display modes and they are selected by a block unit. The display modes are selected by block control register i (i = 1 to 16).

The features of each mode are described below.

Table.8.11.1 Features of Each Display Style

<u> </u>					
Display style					
Parameter	spiay style	CC mode (Closed caption mode)	OSD mode (On-screem display mode)	CDOSD mode (Color dot on-screen display mode)	SPRITE display
Number of display characters			32 characters X 16 lines		1 character
Dot structur		16 X 20 dots	16 X 20 dots	16 X 26 dots	16 X 20 dots
Doi structur		(Character sidplay area: 16 X 26 dots)			
Kinds of cha	aracters	510 kinds	62 kinds		1 kind
Font memo	ry		ROM		RAM
Kinds of chara	cter sizes	4 kinds	14 kin	ds	8 kinds
	Pre-divide ratio (Note)	X 1, X 2	X 1, X 2,	, x 3	X 1, X 2
	Dot size	1Tc x 1/2H, 1Tc x 1H	1Tc X 1 1Tc X 1 1.5Tc X 1.5Tc X 2Tc X 3Tc X 3	1H, C 1/2H, C 1H, 2H,	1Tc × 1/2H, 1Tc × 1H, 2Tc × 2H, 3Tc × 3H
Attribute Smooth italic, Border under line, flash					
Character font coloring		1 screen: 8 kinds (per character unit) Max. 64 kinds	1 screen: 15 kinds (per character unit) Max. 64 kinds	screen: 8 kinds (per dot unit) screen: 15 kinds (only specified dots are colored per character unit) Max. 64 kinds	1 screen: 8 kinds (per dot unit Max. 64 kinds
Character background coloring		Possible (a character unit, 1 screen: 4 kinds, Max. 64 kinds)	Possible (a character unit,1 screen: 15 kinds, Max. 64 kinds)		
Display layer		Layer 1	Layer 1 a	nd layer 2 Layer 3 (with highest priori	
OSD output	t	Analog R,	G, B output (each 4 adjustment levels	: 64 colors), Digital OUT1, OUT2	output
Raster coloring		Possible (a screen unit, max 64 kinds)			
Function	unction Auto solid space function Triple layer OSD function, window function, blank funtion				
Display exp (multiline di			Possible	Э	

Notes1: The divide ratio of the frequency divider (the pre-divide circuit) is referred as "pre-divide ratio" hereafter.

2: The character size is specified with dot size and pre-divide ratio (refer to "2.11.3 Dot Size").



The OSD circuit has an extended display mode. This mode allows multiple lines (16 lines or more) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software.

Figure 8.11.1 shows the configuration of OSD character display area. Figure 8.11.2 shows the block diagram of the OSD circuit. Figure 8.11.3 shows the OSD control register 1. Figure 8.11.4 shows the block control register i.




Fig. 8.11.1 Configuration of OSD Character Display Area




Fig. 8.11.2 Block Diagram of OSD Circuit

OSD Control Register 1 b7 b6 b5 b4 b3 b2 b1 b0 OSD control register 1 (OC1) [Address 00CE₁₆] After reset **Functions** R!W В Name OSD control bit 0: All-blocks display off R:W 0 0 (OC10) (See note 1) 1: All-blocks display on Scan mode selection 0: Normal scan mode 0 R:W bit (OC11) 1: Bi-scan mode 0: All bordered 2 Border type selection 0 R!W 1: Shadow bordered (See note 2) bit (OC12) 0 : Color signal of character background Flash mode selection 0 RW 3 part does not flash bit (OC13) 1 : Color signal of character background part flashes Automatic solid space 4 0: OFF 0 R!W control bit (OC14) 1: ON 0: OFF R W 5 0 Vertical window/blank control bit (OC15) 1: ON Layer mixing control RİW 0 0 0: Logic sum (OR) of layer 1's bits (OC16, OC17) color and layer 2's color (See note 3) 0 1: Layer 1's color has priority 1 0: Layer 2's color has priority 1 1: Do not set. Notes 1 : Even this bit is switched during display, the display screen remains unchanged until a rising (falling) of the next VsyNc. 2: Shadow border is output at right and bottom side of the font. 3: OUT2 is always ORed, regardless of values of these bits.

Fig. 8.11.3 OSD Control Register 1

Block Control Register i b7 b6 b5 b4 b3 b2 b1 b0 Block control register i (BCi) (i=1 to 16) [Addresses 00D016 to 00DF16] After reset В Name **Functions** RiW b1 b0 Functions Display mode Indeterminate RW Display OFF 0 0 selection bits 0 OSD mode (BCi0, BCi1) 0 CC mode 1 1 CDOSD mode 2 Border control bit 0: Border OFF Indeterminate R:W (BCi2) 1: Border ON b4 b3 Pre-divide b5 Dot size Indeterminate lr iw 3, 4 Dot size selection ratio bits 0 0 1Tc X 1/2H (BCi3, BCi4) 0 1Tc X 1H 0 0 1 0 **X** 1 2Tc X 2H 3Tc X 3H 0 0 1Tc X 1/2H 0 1Tc X 1H 0 X 2 2Tc X 2H 1 0 3Tc X 3H Indeterminate R:W 5, 6 Pre-divide ratio 1.5Tc X 1/2H (See note 3) 0 0 selection bit 0 1.5Tc X 1H (See note 3) 1Tc X 1/2H 0 0 (BCi5, BCi6) **X** 3 1Tc X 1H 0 1 2Tc X 2H 1 0 3Tc X 3H Indeterminate R Nothing is assigned. This bit is a write disable bit. When this bit is read out, the value is indeterminate. Notes 1: Tc: OSD clock cycle divided in pre-divide circuit 2: H : HSYNC 3: This character size is available only in Layer 2. At this time, set layer 1's pre-divide ratio = X 2, layer 1's horizontal dot size = 1Tc.

RENESAS

Fig. 8.11.4 Block Control Register i (i = 1 to 16)

8.11.1 Triple Layer OSD

Three built-in layers of display screens accommodate triple display of channels, volume, etc., closed caption, and sprite displays within layers 1 to 3.

The layer to be displayed in each block is selected by bit 0 or 1 of the OSD control register 2 for each display mode (refer to Figure 8.11.7). Layer 3 always displays the sprite display.

When the layer 1 block and the layer 2 block overlay, the screen is composed (refer to Figure 8.11.5) with layer mixing by bit 6 or 7 of the OSD control register 1, as shown in Figure 8.11.3. Layer 3 always takes display priority of layers 1 and 2.

Notes 1: When mixing layer 1 and layer 2, note Table 8.11.2.

2: OUT2 is always ORed, regardless of values of bits 6, 7 of the OSD control register 1. And besides, even when OUT2 (layer 1 or layer 2) overlaps with SPRITE display (layer 3), OUT2 is output.

Table 8.11.2 Mixing Layer 1 and Layer 2

Block	Block in Laver 1 Block in		n Layer 2	
Display mode	CC, OSD, CDOSD mode	OSD, CDOSD mode		
Pre-divide ratio Dot size	X 1, X 2 (CC mode) X 1 to X 3 (OSD, CDOSD mode)	Same as layer 1		
	1Tc X 1/2H, 1Tc X 1H	Pre-divide ratio = X 1	Pre-divide ratio = X 2	
	(CC mode) 1Tc x 1/2H 1Tc x 1H		1Tc X 1/2H, 1.5Tc X 1/2H 1Tc X 1H, 1.5Tc X 1H	
	1Tc X 1H, 1Tc X 1/2H, 2Tc X 2H, 3Tc X 3H (OSD, CDOSD mode)	 Same saize as layer 1 1.5Tc can be selected only when: layer 1's pre-divide ratio AND layer 1's horizontal dot size = 1Tc. As this time, vertical dot size is the same as layer 1. 		
Horizontal display start position	Arbitrary	Same position as layer 1 Arbitrary e is 2Tc X 2H or 2Tc X 3H, set difference between vertical display position of r 2 as follows.		
Vertical display start position	However, when dot size is 2Tc X layer 1 and that of layer 2 as follo •2Tc X 2H: 2H Units •3Tc X 3H: 3H Units			




Fig. 8.11.5 Triple Layer OSD




Fig. 8.11.6 Display Example of Triple Layer OSD




Fig. 8.11.7 OSD Control Register 2

8.11.2 Display Position

The display positions of characters are specified by a block. There are 16 blocks, blocks 1 to 16. Up to 32 characters can be displayed in each block (refer to "8.11.6 Memory for OSD").

The display position of each block can be set in both horizontal and vertical directions by software.

The display position in the horizontal direction can be selected for all blocks in common from 256-step display positions in units of 4 Tosc (Tosc = OSD oscillation cycle).

The display position in the vertical direction for each block can be selected from 1024-step display positions in units of 1 TH ($TH = HSYNC\ cycle$).

Blocks are displayed in conformance with the following rules:

- When the display position is overlapped with another block (Figure 8.11.8 (b)), a lower block number (1 to 16) is displayed on the front.
- When another block display position appears while one block is .
 displayed (Figure 8.11.8 (c)), the block with a larger set value as
 the vertical display start position is displayed. However, do not display block with the dot size of 2Tc X 2H or 3Tc X 3H during display
 period (*) of another block.

- * In the case of OSD mode block: 20 dots in vertical from the vertical display start position.
- * In the case of CC or CDOSD mode block: 26 dots in vertical from the vertical display start position.




Fig. 8.11.8 Display Position

The display position in the vertical direction is determined by counting the horizontal sync signal (HSYNC). At this time, when VSYNC and HSYNC are positive polarity (negative polarity), it starts to count the rising edge (falling edge) of HSYNC signal from after fixed cycle of rising edge (falling edge) of VSYNC signal. So interval from rising edge (falling edge) of VSYNC signal to rising edge (falling edge) of HSYNC signal needs enough time (2 machine cycles or more) for avoiding jitter. The polarity of HSYNC and VSYNC signals can select with the I/O polarity control register (address 021716).




Fig. 8.11.9 Supplement Explanation for Display Position

The vertical position for each block can be set in 1024 steps (where each step is 1TH (TH: HSYNC cycle)) as values "0016" to "FF16" in vertical position register 1i (i = 1 to 16) (addresses 022016 to 022F16) and values "0016" to "0316" in vertical position register 2i (i = 1 to 16) (addresses 023016 to 023F16). The vertical position registers are shown in Figures 8.11.10 and 8.11.11.




Fig. 8.11.10 Vertical Position Register 1i (i = 1 to 16)




Fig. 8.11.11 Vertical Position Register 2i (i = 1 to 16)

The horizontal position is common to all blocks, and can be set in 256 steps (where 1 step is 4Tosc, Tosc being the oscillating cycle for display) as values "0016" to "FF16" in bits 0 to 7 of the horizontal position register (address 00CF16). The horizontal position register is shown in Figure 8.11.12.




Fig. 8.11.12 Horizontal Position Register

Note: 1Tc (Tc: OSD clock cycle divided in pre-divide circuit) gap occurs between the horizontal display start position set by the horizontal position register and the most left dot of the 1st block. Accordingly, when 2 blocks have different pre-divide ratios, their horizontal display start position will not match.

Ordinaly, this gap is 1Tc regardless of character sizes, however, the gap is 1.5Tc only when the character size is 1.5Tc.




Fig. 8.11.13 Notes on Horizontal Display Start Position

8.11.3 Dot Size

The dot size can be selected by a block unit. The dot size in vertical direction is determined by dividing HSYNC in the vertical dot size control circuit. The dot size in horizontal is determined by dividing the following clock in the horizontal dot size control circuit: the clock gained by dividing the OSD clock source (data slicer clock, OSC1, main clock) in the pre-divide circuit. The clock cycle divided in the pre-divide circuit is defined as 1Tc.

The dot size is specified by bits 6 to 3 of the block control register.

Refer to Figure 8.11.4 (the block control register i), refer to Figure 8.11.6 (the clock control register).

The block diagram of dot size control circuit is shown in Figure 8.11.4.

Notes 1: The pre-divide ratio = 3 cannot be used in the CC mode.

- 2: The pre-divide ratio of the layer 2 must be same as that of the layer 1 by the block control register i.
- 3: In the bi-scan mode, the dot size in the vertical direction is 2 times as ompared with the normal mode. Refer to "8.11.13 Scan Mode" about the scan mode




Fig. 8.11.14 Block Diagram of Dot Size Control Circuit




Fig. 8.11.15 Definition of Dot Sizes

8.11.4 Clock for OSD

As a clock for display to be used for OSD, it is possible to select one of the following 3 types.

- Data slicer clock output from the data slicer (approximately 26 MHz)
- Clock from the LC oscillator supplied from the pins OSC1 and OSC2
- Clock from the ceramic resonator or the quartz-crystal oscillator from the pins OSC1 and OSC2

The clock for display to be used for OSD can be selected by bit 7 of port P3 direction register, bit 2 and bit 1 of clock source control register (address 021616). If the pins OSC1 and OSC2 are not used as OSD clock input/output, these pins can be used as the sub-clock input/output, or port P6.

Table 8.11.3 Setting of P63/OSC1/XcIN, P64/OSC2/XcouT

Fur Registers	oction	n Clock inp output pir for OSD		Sub-clock input/ output pins	Input port
Bit 7 of Port P3 Direction Register		0		0	1
Clock Control	Bit 2	1	1	0	0
Register	Bit 1	0	1	0	1




Fig. 8.11.16 Clock Control Register




Fig. 8.11.17 Block Diagram of OSD Selection Circuit

8.11.5 Field Determination Display

To display the block with vertical dot size of 1/2H, whether an even field or an odd field is determined through differences in a synchronizing signal waveform of interlacing system. The dot line 0 or 1 (refer to Figure 8.11.19) corresponding to the field is displayed alternately.

In the following, the field determination standard for the case where both the horizontal sync signal and the vertical sync signal are negative-polarity inputs will be explained. A field determination is determined by detecting the time from a falling edge of the horizontal sync signal until a falling edge of the VSYNC control signal (refer to Figure 8.11.19) in the microcomputer and then comparing this time with the time of the previous field. When the time is longer than the comparing time, it is regarded as even field. When the time is shorter, it is regarded as odd field.

The field determination flag changes at a rising edge of VSYNC control signal in the microcomputer.

The contents of this field can be read out by the field determination flag (bit 7 of the I/O polarity control register at address 021716). A dot line is specified by bit 6 of the I/O polarity control register (refer to Figure 8.11.19).

However, the field determination flag read out from the CPU is fixed to "0" at even field or "1" at odd field, regardless of bit 6.





Fig. 8.11.18 I/O Polarity Control Register



When using the field determination flag, be sure to set bit 0 of the PWM mode register 1 (address 020A₁₆) to "0."




Fig. 8.11.19 Relation Between Field Determination Flag and Display Font

the microcomputer.

Note: The field determination flag changes at a rising edge of the VSYNC control signal (negative-polarity input) in

8.11.6 Memory for OSD

There are 2 types of memory for OSD: OSD ROM (addresses 1080016 to 157FF16 and 1800016 to 1ACFF16) used to specify character dot data and OSD RAM (addresses 070016 to 07A716 and 080016 to 0FDF16) used to specify the kinds of display characters, display colors, and SPRITE display. The following describes each type of memory.

(1) OSD ROM (addresses 1080016 to 157FF16, 1800016 to 1ACFF16)

The dot pattern data for OSD characters is stored in the character font area in the OSD ROM and the CD font data for OSD characters is stored in the color dot font area in the OSD ROM. To specify the kinds of the character font and the CD font, it is necessary to write the character code into the OSD RAM.

The modes are selected by bit 3 of the OSD control register 3 for each screen.

The character font data storing address is shown in Figure 8.11.20. The CD font data storing address is shown in Figure 8.11.21. The 510 kinds of character font and 62 kinds of CD font can be stored.

OSD ROM address of character font data


OSD ROM address bit	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Line number / Character code / Area bit	1	0	Lin	e num	ber			Cha	aracter	code							Area bit

Line number = "0216" to "1516"

Character code = "0016" to "1FF16" ("0FF16" and "10016" can not be used. Write "FF16" to corresponding addresses.)

Area bit = 0: Left area 1: Right area

For example : The font data of the hatching area of the character code AA16 is $1\frac{1}{10010}$ $\frac{1}{10010}$ $\frac{1}{10010}$ $\frac{1}{10010}$ = 1295416



Character code AA16

Fig. 8.11.20 Character Font Data Storing Address




Fig. 8.11.21 Color Dot Font Data Storing Address

(2) OSD RAM (addresses 070016 to 07A716, 080016 to 0FFF16)

The OSD RAM for SPRITE consisting of 3 planes, is assigned to addresses 070016 to 07A716. Each plane corresponds to each color pallet selection bit and the color pallet of each dot is determined from among 8 kinds.

The OSD RAM for character is allocated at addresses 080016 to 0FFF16, and is divided into a display character code specification part, color code 1 specification part, and color code 2 specification part for each block. Tables 8.11.5 and 8.11.6 show the contents of the OSD RAM.

For example, to display 1 character position (the left edge) in block 1, write the character code in address 080016, write color code 1 at 082016, and write color code 2 at 084016. The structure of the OSD RAM is shown in Figure 8.11.23.

Note: For the layer 2 's OSD mode block with dot size of 1.5Tc X 1/2H and 1.5Tc X 1H, the 3nth (n = 1 to 10) character is skipped as compared with ordinary block (blocks with dot size of 1Tc X 1/2H, or blocks on the layer 1). Accordingly, maximum 22 characters are only displayed in 1 block. Blocks with dot size of 1Tc X 1/2H and 1Tc X 1H, or blocks on the layer 1

However, note the following:


- In OSD mode
 - The character is not displayed, and only the left 1/3 part of the 22nd character back ground is displayed in the 22nd's character area. When not displaying this background, set transparent for background.
- In CDOSD mode

The character is not displayed, and color pallet color specified by bit 3 to 6 of color code 1 can be output in the 22nd's character area (left 1/3 part).

The RAM data for the 3nth character does not effect the display. Any character data can be stored here (refer to Figure 8.11.22).

Table 8.11.4 Contents	of OSD RAM	(SPRITE)
-----------------------	------------	----------

Die G.TT.+ Contents C	OSD KAN (SI KITE)			
Line (from top)	Dot (from left)	Plain 0	Plain 1	Plain 2
		(Color pallet selection bit 0)	(Color pallet selection bit 1)	(Color pallet selection bit 2)
Line 1	Dots 1 to 8	070016	074016	078016
	Dots 9 to 16	070116	074116	078116
Line 2	Dots 1 to 8	070216	074216	078216
	Dots 9 to 16	070316	074316	078316
:	:	:	:	:
Line 19	Dots 1 to 8	072416	076416	07A416
	Dots 9 to 16	072516	076516	07A516
Line 20	Dots 1 to 8	072616	076616	07A616
Line 20	Dots 9 to 16	072716	076716	07A716






Fig. 8.11.22 RAM Data for 3nth Character

Table 8.11.5 Contents of OSD RAM (Character)

Block	Display Position (from left)	Character Code Specification	Color Code 1 Specification	Color Code 2 Specification	
	1st character	080016	082016	084016	
Block 1	2nd character	080116	082116	084116	
DIOCK I	31st character	081E ₁₆	083E16	085E16	
	32nd character	081F16	083F16	085F16	
	1st character	088016	08A016	08C016	
Dia ala O	2nd character	088116	08A116	08C116	
Block 2	31st character	: 089E16	08BE16	: 08DE16	
	32nd character	089F16	08BF16	08DF16	
	1st character	090016	092016	094016	
5	2nd character	090116	092116	094116	
Block 3	31st character	: 091E ₁₆	: 093E ₁₆	: 095E16	
	32nd character	091F ₁₆	093F16	095F16	
	1st character	098016	09A016	09C016	
	2nd character	098116	09A116	09C116	
Block 4	: 31st character	: 099E16	: 09BE ₁₆	: 09DE16	
	32nd character	099F16	09BF16	09DF16	
	1st character	0A0016	0A2016	0A4016	
	2nd character	0A0116	0A2116	0A4116	
Block 5	: 31st character	: 0A1E ₁₆	: 0A3E ₁₆	: 0A5E16	
	32nd character	0A1F16	0A3F16	0A5F16	
	1st character	0A8016	0AA016	0AC016	
DI 1.0	2nd character	0A8116	0AA116	0AC116	
Block 6	: 31st character	: 0A9E16	: 0ABE16	: 0ADE16	
	32nd character	0A9F16	0ABF16	0ADF16	
	1st character	0B0016	0B2016	0B4016	
	2nd character	0B0116	0B2116	0B4116	
Block 7	: 31st character	: 0B1E ₁₆	: 0B3E16	: 0B5E16	
	32nd character	0B1F16	0B3F16	0B5F16	
	1st character	0B8016	0BA016	0BC016	
	2nd character	0B8116	0BA116	0BC116	
Block 8	: 31st character	: 0B9E ₁₆	: 0BBE16	: 0BDE16	
	32nd character	0B9F16	0BBF16	0BDF16	
	1st character	0C0016	0C2016	0C4016	
Disal C	2nd character	0C0116	0C2116	0C4116	
Block 9	: 31st character	: 0C1E ₁₆	: 0C3E ₁₆	: 0C5E16	
	32nd character	0C1E16	0C3F16	0C5F16	
	1st character	0C8016	0CA016	0CC016	
	2nd character	0C8116	0CA116	0CC116	
Block 10	:	:	:	:	
	31st character 32nd character	0C9E16 0C9F16	0CBE16 0CBF16	0CDE16 0CDF16	


Table 8.11.6 Contents of OSD RAM (continued)

Block	Display Position (from left)	Character Code Specification	Color Code 1 Specification	Color Code 2Specification
	1st character	0D0016	0D2016	0D4016
	2nd character	0D0116	0D2116	0D4116
Block 11	: 31st character	: 0D1E16	: 0D3E16	: 0D5E16
	32nd character	0D1F16	0D3F16	0D5F16
	1st character	0D8016	0DA016	0DC016
Block 12	2nd character	0D8116	0DA116	0DC116
DIUCK 12	31st character	0D9E16	ODBE16	ODDE16
	32nd character	0D9F16	0DBF16	0DDF16
	1st character	0E0016	0E2016	0E4016
Block 13	2nd character	0E0116	0E2116	0E4116
DIOCK 13	31st character	0E1E16	0E3E16	0E5E16
	32nd character	0E1F16	0E3F16	0E5F16
	1st character	0E8016	0EA016	0EC016
Block 14	2nd character	0E8116	0EA116	0EC116
DIOCK 14	31st character	0E9E16	0EBE16	0EDE16
	32nd character	0E9F16	0EBF16	0EDF16
	1st character	0F0016	0F2016	0F4016
5	2nd character	0F0116	0F2116	0F4116
Block 15	: 31st character	: 0F1E ₁₆	: 0F3E ₁₆	: 0F5E16
	32nd character	0F1F16	0F3F16	0F5F16
	1st character	0F8016	0FA016	0FC016
Disch 40	2nd character	0F8116	0FA116	0FC116
Block 16	: 31st character	: 0F9E ₁₆	: 0FBE ₁₆	: 0FDE16
	32nd character	0F9F16	0FBF16	0FDF16

Note: Do not read from/write to the addresses in Table 8.11.7.

Table 8.11.7 List of Access Disable Addresses

086016 to 087F16	0C6016 to 0C7F16
08E010 to 08FF16	OCE016 to OCFF16
096016 to 097F16	0D6016 to 0D7F16
09E016 to 09FF16	ODE016 to ODFF16
0A6016 to 0A7F16	0E6016 to 0E7F16
0AE016 to 0AFF16	0EE016 to 0EFF16
0B6016 to 0B7F16	0F6016 to 0F7F16
0BE016 to 0BFF16	0FE016 to 0FFF16



	CC r	node	OSD	mode	CDOS	D mode
Bit	Bit name	Function	Bit name	Function	Bit name	Function
RF0 RF1 RF2 RF3 RF4 RF5	Character code (Low-order 8 bits)	Specify character code in OSD ROM (See note 3)	Character code (Low- order 8 bits)	Specify character code in OSD ROM (See note 3)	CD code (6 bits)	Specify character code in OSD ROM (color dot) (See note 4)
RF6						
RF7						
RC10	Charactercode (High-order1bits)		Charactercode (High-order1bits)		Not used	
RC11 RC12	Color pallet selection bit 0 Character Selection bit 1	Specify color pallet for character (See note 5)	Color pallet selection bit Color pallet selection bit	Specify color pallet for character (See note 5)		
RC13	Color pallet selection bit 2		selection bit Color pallet selection bit		Color pallet selection bit 0	
RC14	Italic control	0: Italic OFF 1: Italic ON	Color pallet selection bit 3		Color pallet selection bit 1	Specify a dot which selects
RC15	Flash control	0: Flash OFF 1: Flash ON	Color pallet selection bit 0	Specify color pallet for background (See note 5)	Color pallet selection bit 2	color pallet 0 or 8 by OSD ROM (See note 6)
RC16	Underline control	0: Underline OFF 1: Underline ON	Color pallet selection bit 0 Color pallet selection bit 1		Color pallet selection bit 3	(000 11010 3)
RC17	OUT2 output	0:OUT2outputOFF	OUT2 output	0:OUT2outputOFF	OUT2 output	0:OUT2outputOFF
	control	1:OUT2outputON	control	1:OUT2outputON	control	1:OUT2outputON
RC20 RC21	Character Selection bit 0 Color pallet selection bit 1 Color pallet selection bit 1	Specify color pallet for background (See note 5)	Color pallet selection bit 2 Color pallet selection bit 3 Color pallet selection bit 3	Specify color pallet for background (See note 5)	Not used	

Notes 1: Read value of bits 2 to 7 of the color code 2 is undefined.

- 2: For "not used" bits, the write value is read.
- 3: Do not use character code "0FF16," "10016."
- 4: Do not use character code "1F16," "2016."
- **5:** Refer to Figure 8.11.24.
- 6: Only CDOSD mode, a dot which selects color pallet 0 or 8 is colored to the color pallet set by RC13 to RC16 of OSD RAM in character units.

Fig. 8.11.23 Structure of OSD RAM

8.11.7 Character Color

As shown in Figure 8.11.24, there are 16 built-in color pallets. Color pallet 0 is fixed at transparent, and color pallet 8 is fixed at black. The remaining 14 colors can be set to any of the 64 colors available. The setting procedure for character colors is as follows:

- OSD mode15 kinds
 Color pallets are set by bits RC11 to RC14 of the OSD RAM.
- - Only in CDOSD mode, a dot which selects color pallet 0 or 8 is colored to the color pallet set by RC13 to RC16 of OSD RAM in character units.
- Notes 1: Color pallet 8 is always selected for bordering and solid space output (OUT 1 output) regardless of the set value in the register.
 - 2: Color pallet 0 (transparent) and the transparent setting of other color pallets will differ. When there are multiple layers overlapping (on top of each other, piled up), and the priority layer is color pallet 0 (transparent), the bottom layer is displayed, but if the priority layer is the transparent setting of any other color pallet, the background is displayed without displaying the bottom layer (refer to Figure 8.11.26).

8.11.8 Character Background Color

The display area around the characters can be colored in with a character background color. Character background colors are set in character units.

Note: The character background is displayed in the following part: (character display area) – (character font) – (border).

Accordingly, the character background color and the color signal for these two sections cannot be mixed.




Fig. 8.11.24 Color Code Selection




Fig. 8.11.25 Set of Color Pallet 0 or 8 in CDROM Mode




Fig. 8.11.26 Difference Between Color Code 0 (Transparent) and Transparent Setting of Other Color Codes




Fig. 8.11.27 OSD Control Register 3




Fig. 8.11.28 Color Pallet Register i (i = 1 to 7, 9 to 15)

8.11.9 OUT1, OUT2 Signals

The OUT1, OUT2 signals are used to control the luminance of the video signal. The output waveform of the OUT1, OUT2 signals is controlled by bit 6 of the color code register i (refer to Figure 8.11.28),

bits 2 and 7 of the block control register i (refer to Figure 8.11.4) and RC17 of OSD RAM. The setting values for controlling OUT1, OUT2 and the corresponding output waveform is shown in Figure 8.11.29




Fig. 8.11.29 Setting Value for Controlling OUT1, OUT2 and Corresponding Output Waveform

8.11.10 Attribute

The attributes (flash, underline, italic) are controlled to the character font. The attributes to be controlled are different depending on each mode.

CC mode Flash, underline, italic for each character OSD mode Border (all bordered, shadow bordered can be selected) for each block

(1) Under line

The underline is output at the 23rd and 24th lines in vertical direction only in the CC mode. The underline is controlled by RC16 of OSD RAM. The color of underline is the same color as that of the character font.

(2) Flash

The parts of the character font, the underline, and the character background are flashed only in the CC mode. The flash for each character is controlled by RC15 of OSD RAM. The ON/OFF for flash is controlled by bit 3 of the OSD control register 1 (refer to Figure 8.11.3). When this bit is "0", only character font and underline flash. When "1", for a character without solid space output, R, G, B and OUT1 (all display area) flash, for a character with solid space output, only R, G and B (all display area) flash. The flash cycle bases on the VSYNC count.

<NTSC method>

- · VSYNC cycle X 48 \approx 800 ms (at flash ON)
- · VSYNC cycle X 16 ≈ 267 ms (at flash OFF)

The italic is made by slanting the font stored in OSD ROM to the right only in the CC mode. The italic is controlled by RC14 of OSD RAM.

The display example of attribute is shown in Figure 8.11.31. In this case, "R" is displayed.

- Notes 1: When setting both the italic and the flash, the italic character flashes.
 - 2: When a flash character (with flash character background) ajoin on the right side of a non-flash italic character, parts out of the non-flash italic character is also flashed.
 - 3: OUT2 is not flashed.
 - 4: When the pre-divide ratio = 1, the italic character with slant of 1 dot X 5 steps is displayed (refer to Figure 8.11.30 (c)). When the pre-divide ratio = 2, the italic character with slant of 1/2 dot X 10 steps is displayed (refer to Figure 8.11.30 (d)).
 - 5: The boundary of character color is displayed in italic. However, the boundary of character background color is not affected by the italic (refer to Figure 8.11.31).
 - 6: The adjacent character (one side or both side) to an italic character is displayed in italic even when the character is not specified to display in italic (refer to Figure 8.11.31).
 - 7: When displaying the 32nd character in the italic and when solid space is off (OC14 = "0"), parts out of character area is not displayed.
 - 8: When displaying the italic character in the block with the pre-divide ratio = 1, set the OSD clock frequency to 11 MHz to 14 MHz.




Fig. 8.11.30 Example of Attribute Display (in CC Mode)




Fig. 8.11.31 Example of Italic Display

(4) Border

The border is output only in the OSD mode. The all bordered (bordering around of character font) and the shadow bordered (bordering right and bottom sides of character font) are selected (refer to Figure 8.11.31) by bit 2 of the OSD control register 1 (refer to Figure 8.11.3). The ON/OFF switch for borders can be controlled in block units by bit 2 of the block control register i (refer to Figure 8.11.4).

The OUT1 signal is used for border output. The border color is fixed at color code 8 (block). The border color for each screen is specified by the border color register i.

The horizontal size (x) of border is 1Tc (OSD clock cycle divided in the pre-divide circuit) regardless of the character font dot size. However, only when the pre-divide ratio = 2 and character size = 1.5Tc, the horizontal size is 1.5Tc. The vertical size (y) different depending on the screen scan mode and the vertical dot size of character font

Notes 1: The border dot area is the shaded area as shown in Figure 8.11.34.

- 2: When the border dot overlaps on the next character font, the character font has priority (refer to Figure 8.11.35 A). When the border dot overlaps on the next character back ground, the border has priority (refer to Figure 8.11.35 B).
- **3:** The border in vertical out of character area is not displayed (refer to Figure 8.11.35).




Fig. 8.11.32 Example of Border Display




Fig. 8.11.33 Horizontal and Vertical Size of Border




Fig. 8.11.34 Border Area




Fig. 8.11.35 Border Priority

8.11.11 Multiline Display

This microcomputer can ordinarily display 16 lines on the CRT screen by displaying 16 blocks at different vertical positions. In addition, it can display up to 16 lines by using OSD interrupts.

An OSD interrupt request occurs at the point at which display of each block has been completed. In other words, when a scanning line reaches the point of the display position (specified by the vertical position registers) of a certain block, the character display of that block starts, and an interrupt occurs at the point at which the scanning line exceeds the block. The mode in which an OSD interrupt occurs is different depending on the setting of the OSD control register 2 (refer to Figure 8.11.7).

- When bit 7 of the OSD control register 2 is "0"
 An OSD interrupt request occurs at the completion of layer 1 block display.
- When bit 7 of the OSD control register 2 is "1"
 An OSD interrupt request occurs at the completion of layer 2 block display.

- Notes 1: An OSD interrupt does not occur at the end of display when the block is not displayed. In other words, if a block is set to off display by the display control bit of the block control register i (addresses 00D016 to 00DF16), an OSD interrupt request does not occur (refer to Figure 8.11.36 (A)).
 - 2: When another block display appeares while one block is displayed, an OSD interrupt request occurs only once at the end of the another block display (refer to Figure 8.11.36 (B)).
 - **3:** On the screen setting window, an OSD interrupt occurs even at the end of the CC mode block (off display) out of window (refer to Figure 8.11.36 (C)).




Fig. 8.11.36 Note on Occurence of OSD Interrupt

8.11.12 Automatic Solid Space Function

This function generates automatically the solid space (OUT1 or OUT2 blank output) of the character area in the CC mode.

The solid space is output in the following area:

- Any character area except character code "00916"
- Character area on the left and right sides of the above character This function is turned on and off by bit 4 of the OSD control register 1 (refer to Figure 8.11.3).

And the OUT1 output or OUT2 output can be selected by bit 3 of OSD control register 2.

Note: When selecting OUT1 as solid space output, character background color with solid space output is fixed to color pallet 8 (black) regardless of setting.

Table 8.11.7 Setting for Automatic Solid Space

Bit 4 of OSD Control Register 1		0				1			
Bit 3 of OSD Control Register 2	0		1		0		1		
RC17 of OSD RAM	0	1	0	1	0	1	0	1	
OUT1 Output Signal		•Character font area •Character background area		•Character font area •Character background area		•Solid space area		Character font area Character background area	
OUT2 Output Signal	OFF	•Character display area	OFF	•Character display area	OFF	•Character display area	OFF	•Solid space •Character display area	




Fig. 8.11.37 Display Screen Example of Automatic Solid Space

8.11.13 Scan Mode

This microcomputer has the bi-scan mode for corresponding to $\ensuremath{\mathsf{HSYNC}}$ of double speed frequency. In the bi-scan mode, the vertical start display position and the vertical size is two times as compared with the normal scan mode. The scan mode is selected by bit 1 of the OSD control register 1 (refer to Figure 8.11.3).

Table 8.11.8 Setting for Scan Mode

Scan Mode Parameter	Normal Scan	Bi-Scan
Bit 1 of OSD Control Register 1	0	1
Vertical Display Start Position	Value of vertical position register X 1H	Value of vertical position register X 2H
Vertical Dot Size	1TC X 1/2H 1TC X 1H 2TC X 2H 3TC X 3H	1TC × 1H 1TC × 2H 2TC × 4H 3TC × 6H

8.11.14 Window Function

The window function can be set windows on-screen, and output OSD within only the area where the window is set.

The ON/OFF for vertical window function is performed by bit 5 of OSD control register 1 and is used to select vertical window function or vertical blank function by bit 6 of OSD control register 2. Accordingly, the vertical window function cannot be used simultaneously with the vertical blank function. The display mode to validate the window function is selected by bits 5 to 7 of OSD control register 3. The top boundary is set by top border control registers 1 and 2 (TB1, TB2) and the bottom boundary is set by bottom border control registers 1 and 2 (BB1, BB2).

The ON/OFF for horizontal window function is performed by bit 4 of OSD control register 2 and is used interchangeably for the horizontal blank function with bit 5 of OSD control register 2. Accordingly, the horizontal blank function cannot be used simultaneously with the horizontal window function. The display mode to validate the window function is selected by bits 5 to 7 of OSD control register 3. The left boundary is set by left border control registers 1 and 2 (LB1 and LB2), and the right boundary is set by right border control registers 1 and 2 (RB1 and RB2).

Notes 1: When using vertical window, do not set "0016" or "0116" to TB1 at TB2 = "0016."

- 2: When using horizontal window, do not set LB1 = LB2 = "0016."
- 3: Horizontal blank and horizontal window, as well as vertical blank and vertical window can not be used simultaneously.
- 4: When using horizontal window, set as follows: (LB1 + LB2 X 16²) < (RB1 + RB2 X 16²).
- 5: When using vertical window, set as follows: (TB1 + TB2 × 16²) < (BB1 + BB2 × 16²).
- **6:** When the window function is ON by OSD control registers 1 and 2, the window function of OUT2 is valid in all display mode regardless of setting value of OSD control register 3 (bits 5 to 7). For example, even when make the window function valid in only CC mode, the function of OUT2 is valid in OSD and CDOSD modes.




Fig. 8.11.38 Example of window function (When CC Mode Is Valid)




Fig. 8.11.39 Top Border Control Register 1




Fig. 8.11.40 Top Border Control Register 2




Fig. 8.11.41 Bottom Border Control Register 1




Fig. 8.11.42 Bottom Border Control Register 2




Fig. 8.11.43 Left BorderControl Register 1




Fig. 8.11.44 Left Border Control Register 2




Fig. 8.11.45 Right Border Control Register 1




Fig. 8.11.46 Right Border Control Register 2

8.11.15 Blank Function

The blank function can output blank (OUT1) area on all sides (vertical and horizontal) of the screen.

The ON/OFF for vertical blank function is performed by bit 5 of the OSD control register 1 and is used to select vertical window function or vertical blank function by bit 6 of the OSD control register 2. Accordingly, the vertical blank function cannot be used simultaneously with the vertical window function. The top border is set by the top border control registers 1 and 2 (TB1, TB2), and the bottom border is set by the bottom border control registers 1 and 2 (BB1, BB2), in 1H units.

The ON/OFF for horizontal blank function is performed by bit 4 of the OSD control register 2 and is used interchangeably for the horizontal window function with bit 5 of the OSD control register 2. Accordingly, the horizontal blank function cannot be used simultaneously with the horizontal window function. The left border is set by the left border control registers 1 and 2 (LB1, LB2) and the right border is set by the right border control registers 1 and 2 (RB1, RB2), in 1Tosc units.

The OSD output (except raster) in area with blank output is not deleted.

These blank signals are not output in the horizontal/vertical blanking interval.

Notes 1: When using vertical blank, do not set "0016" and "0116" to TB1 at TB2

- 2: When using horizontal blank, do not set LB1 = LB2 = "0016."
- 3: Horizontal blank and horizontal window, as well as vertical blank and vertical window can not be used simultaneously.
- 4: When using horizontal blank, set as follows: $(LB1 + LB2 \times 16^2) < (RB1 + RB2 \times 16^2).$
- 5: When using vertical blank, set as follows: $(TB1 + TB2 \times 16^2) < (BB1 + BB2 \times 16^2).$
- 6: When all-blocks display is OFF (bit 0 of OSD control register 1 = "0"), do not use vertical blank.




Fig. 8.11.47 Blank Output Example (When OSD Output is B + OUT1)

8.11.16 SPRITE OSD Function

This is especially suitable for cursor and other displays as its function allows for display in any position, regardless of the validity of other OSDs or display positions. The sprite font is a RAM font consisting of 16 horizontal dots 5 20 vertical dots, three planes, and three bits of data per dot. Each plane has corresponding color pallet selection bits, and 8 kinds of color pallets can be selected by the plane bit combination (three bits) for each dot. In addition, the selection range (color pallets 0 to 7 and 8 to 15) can be set, per screen, by bit 4 of the OSD control register 3. The color pallet is set in dot units according to the selection range and the OSD RAM (SPRITE) contents from among the selection range. It is possible to arbitrarily add font data by software for the RAM font in the SPRITE font.

The SPRITE OSD control register can control SPRITE display, dot size, interrupt position, and interrupt generation factors for the SPRITE OSD. The display position can also be set independently of the block display by the SPRITE horizontal position registers and the sprite horizontal vertical position registers. At this time, the horizontal position is set in 2048 steps in 1Tosc units, and the vertical position is set in 1024 steps in 1TH units. When SPRITE display overlaps with other OSDs, SPRITE display is always given priority. However, the SPRITE display overlaps with the OSD which includes OUT2 output, OUT2 in the OSD is output without masking.

Notes 1: The SPRITE OSD function cnannot output OUT2.

- 2: When using SPRITE OSD, do not set HS1 < "3016." at HS2 = "0016."
- 3: When using SPRITE OSD, do not set VS1 = VS2 = "0016."





Fig. 8.11.48 SPRITE OSD Display Example



RENESAS

Fig. 8.11.49 SPRITE OSD Control Register





Fig. 8.11.50 SPRITE Horizontal Position Register 1



RENESAS

Fig. 8.11.51 SPRITE Horizontal Position Register 2




Fig. 8.11.52 PRITE Vertical Position Register 1




Fig. 8.11.53 SPRITE Vertical Position Register 2

8.11.17 OSD Output Pin Control

The OSD output pins R(R1), G(G1), B(B1) and OUT1 can also function as ports P52 to P55. Set the corresponding bit of the OSD port control register (address $00CB_{16}$) to "0" to specify these pins as OSD output pins, or set it to "1" to specify it as a general-purpose port P5 pin.

Pins R0, G0 and B0 can also function as ports P17, P15 and P16, respectively. Set bit 1 of the OSD port control register to "0" to specify these pins as a general-purpose output port P1 pin, or set it to "1" to specify it as OSD output pins. When "0," 4-adjustment-level analog output is output from pins R, G and B. When "1," the value which is converted from the analog to the 2-bit digital is output as follows: the high-order bit is output pins R1, G1 and B1 and the low-order bit is output from pins R0, G0 and B0.

The OUT2 can also function as Port P10. Set bit 0 of the port P1 direction register (address 00C316) to "1" (output mode). After that, set bit 6 of the OSD port control register to "1" to specify the pin as OSD output pin, or set it to "0" to specify as port P10 pin.

The input polarity of the HSYNC, VSYNC and output polarity of signals R, G, B, OUT1 and OUT2 can be specified with the I/O polarity control register (address 021716). Set a bit to "0" to specify positive polarity; set it to "1" to specify negative polarity (refer to Figure 8.11.18). The OSD port control register is shown in Figure 8.11.54.

Note: When using ports P52 to P54 as general-purpose pins, set bit 2 of OSD control register 2 (address 021516) to "0."




Fig. 8.11.54 OSD Port Control Register

8.11.18 Raster Coloring Function

An entire screen (raster) can be colored by setting the bits 6 to 0 of the raster color register. Since each of the R, G, B, OUT1, and OUT2 pins can be switched to raster coloring output, 64 raster colors can be obtained.

When the character color/the character background color overlaps with the raster color, the color (R, G, B, OUT1, OUT2), specified for the character color/the character background color, takes priority of the raster color. This ensures that the character color/the character background color is not mixed with the raster color.

The structure of the raster color register is shown in Figure 8.11.55, the example of raster coloring is shown in Figure 8.11.56.

Note: Raster is not output to the area which includes blank output.

Raster Color Register b7 b6 b5 b4 b3 b2 b1 b0 Raster color register (RC) [Address 021816] **Functions** R W Name At reset RW Raster color R control 0 0: No output (See note) (RC0, RC1) 1: 1/3 Vcc 0: 2/3 Vcc 1: Vcc Raster color G control R W 0 0: No output (See note) bits (RC2, RC3) 1: 1/3 Vcc 0: 2/3 Vcc 1: Vcc b5 Raster color B control R¦W 0: No output (See note) (RC4, RC5) 0: 2/3 Vcc 1: Vcc Raster color OUT1 0: No output 0 R¦W control bits (RC6) 1: Output 0: No output Raster color OUT2 0 R¦W control bits (RC7) 1: Output Note: When selecting digital output, Vcc is output at any other values except "00."

Fig. 8.11.55 Raster Color Register




Fig. 8.11.56 Example of Raster Coloring

8.12 SOFTWARE RUNAWAY DETECT FUNCTION

This microcomputer has a function to decode undefined instructions to detect a software runaway.

When an undefined op-code is input to the CPU as an instruction code during operation, the following processing is done.

- ① The CPU generates an undefined instruction decoding signal.
- ② The device is internally reset because of occurrence of the undefined instruction decoding signal.
- ③ As a result of internal reset, the same reset processing as in the case of ordinary reset operation is done, and the program restarts from the reset vector.

Note, however, that the software runaway detecting function cannot be invalid.




Fig.8.12.1 Sequence at Detecting Software Runaway Detection

8.13 RESET CIRCUIT

When the oscillation of a quartz-crystal oscillator or a ceramic resonator is stable and the power source voltage is 5 V \pm 10 %, hold the $\overline{\text{RESET}}$ pin at LOW for 2 μs or more, then return is to HIGH. Then, as shown in Figure 8.13.2, reset is released and the program starts form the address formed by using the content of address FFFF16 as the high-order address and the content of the address FFFE16 as the low-order address. The internal state of microcomputer at reset are shown in Figures 8.2.2 to 8.2.7.

An example of the reset circuit is shown in Figure 8.13.1.

The reset input voltage must be kept 0.9 V or less until the power source voltage surpasses 4.5 V.




Fig.8.13.1 Example of Reset Circuit




Fig.8.13.2 Reset Sequence

8.14 CLOCK GENERATING CIRCUIT

This microcomputer has 2 built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT. When using XCIN-XCOUT as sub-clock, clear bits 5 and 4 of the clock source control register to "0." To supply a clock signal externally, input it to the XIN (XCIN) pin and make the XOUT (XCOUT) pin open. When not using XCIN clock, connect the XCIN to Vss and make the XCOUT pin open.

After reset has completed, the internal clock ϕ is half the frequency of XIN. Immediately after poweron, both the XIN and XCIN clock start oscillating. To set the internal clock ϕ to low-speed operation mode, set bit 7 of the CPU mode register (address 00FB16) to "1."

8.14.1 OSCILLATION CONTROL

(1) Stop Mode

The built-in clock generating circuit is shown in Figure 120. When the STP instruction is executed, the internal clock ϕ stops at HIGH. At the same time, timers 3 and 4 are connected by hardware and "FF16" is set in timer 3 and "0716" is set in timer 4. Select f(XIN)/16 or f(XCIN)/ 16 as the timer 3 count source (set both bit 0 of the timer mode register 2 and bit 6 at address 00C716 to "0" before the execution of the STP instruction). Moreover, set the timer 3 and timer 4 interrupt enable bits to disabled ("0") before execution of the STP instruction. The oscillator restarts when external interrupt is accepted. However, the internal clock of keeps its HIGH level until timer 4 overflows, allowing time for oscillation stabilization when a ceramic resonator or a quartz-crystal oscillator is used.

(2) Wait Mode

When the WIT instruction is executed, the internal clock of stops in the HIGH level but the oscillator continues running. This wait state is released at reset or when an interrupt is accepted (Note). Since the oscillator does not stop, the next instruction can be executed at once.

Note: In the wait mode, the following interrupts are invalid.

- VSYNC interrupt
- OSD interrupt
- All timers interrupts using TIM2 pin input as count source
- All timers interrupt using TIM3 pin input as count source
- Data slicer interrupt
- Multi-master I2C-BUS interface interrupt
- f(XIN)/4096 interrupt
- All timer interrupts using f(XIN)/2 or f(XCIN)/2 as count source
- All timer interrupts using f(XIN)/4096 or f(XCIN)/4096 as count source
- A-D conversion interrupt
- SPRITE OSD interrupt

(2) Low-speed Mode

If the internal clock is generated from the sub-clock (XCIN), a low power consumption operation can be realized by stopping only the main clock XIN. To stop the main clock, set bit 6 (CM6) of the CPU mode register (00FB₁₆) to "1." When the main clock XIN is restarted, the program must allow enough time to for oscillation to stabilize. Note that in low-power-consumption mode the XCIN-XCOUT drivability can be reduced, allowing even lower power consumption. To reduce the XCIN-XCOUT drivability, clear bit 5 (CM5) of the CPU mode register (00FB₁₆) to "0." At reset, this bit is set to "1" and strong drivability is selected to help the oscillation to start. When an STP instruction is executed, set this bit to "1" by software before executing.




Fig.8.14.1 Ceramic Resonator Circuit Example





Fig.8.14.2 External Clock Input Circuit Example



RENESAS

Fig.8.14.3 Clock Generating Circuit Block Diagram




Fig.8.14.4 State Transitions of System Clock

8.15 DISPLAY OSCILLATION CIRCUIT

The OSD oscillation circuit has a built-in clock oscillation circuits, so that a clock for OSD can be obtained simply by connecting an LC, a ceramic resonator, or a quartz-crystal oscillator across the pins OSC1 and OSC2. Which of the sub-clock or the OSD oscillation circuit is selected by setting bits 5 and 4 of the clock control register (address 021616).




Fig.8.15.1 Display Oscillation Circuit

8.16 AUTO-CLEAR CIRCUIT

When a power source is supplied, the auto-clear function will operate by connecting the following circuit to the $\overline{\text{RESET}}$ pin.




Fig.8.16.1 Auto-clear Circuit Example

8.17 ADDRESSING MODE

The memory access is reinforced with 17 kinds of addressing modes. Refer to SERIES 740 <Software> User's Manual for details.

8.18 MACHINE INSTRUCTIONS

There are 71 machine instructions. Refer to SERIES 740 <Soft-ware> User's Manual for details.

9. PROGRAMMING NOTES

- The divide ratio of the timer is 1/(n+1).
- Even though the BBC and BBS instructions are executed immediately after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. At least one instruction cycle is needed (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- After the ADC and SBC instructions are executed (in the decimal mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instruction is executed.
- An NOP instruction is needed immediately after the execution of a PLP instruction.
- In order to avoid noise and latch-up, connect a bypass capacitor
 (≈ 0.1µF) directly between the Vcc pin–Vss pin, AVcc pin–Vss
 pin, and the Vcc pin–CNVss pin, using a thick wire.

10. ABSOLUTE MAXIMUM RATINGS

Symbol		Parametear	Conditions	Ratings	Unit
Vcc, (AVcc)	Power source volta	age Vcc () ···M37280EKSP	All voltages are	-0.3 to 6	V
VI	Input voltage	CNVss	based on Vss.	-0.3 to 6	V
Vı	Input voltage	P00-P07, P10-P17, P20-P27, P30, P31, P40-P46, P64, P63, P70-P72, XIN, HSYNC, VSYNC, RESET	Output transistors are cut off.	-0.3 to Vcc + 0.3	V
Vo	Output voltage	P00-P07, P10-P17, P20-P27, P30-P32, P47, P50-P57, P60-P62, P65-P67, SOUT, SCLK, XOUT, OSC2		-0.3 to Vcc + 0.3	V
Іон	Circuit current	P52–P55, P10, P03, P15–P17, P20–P27, P30, P31		0 to 1 (See note 1)	mA
IOL1	Circuit current	P52-P57, P10, , P03, P15-P17, P20-P27, P65-P67, SOUT, SCLK		0 to 2 (See note 2)	mA
IOL2	Circuit current	P11–P14		0 to 6 (See note 2)	mA
IOL3	Circuit current	P00–P02, P04–P07, P32, P47, P50 P51, P60–P62		0 to 1 (See note 2)	mA
IOL4	Circuit current	P30, P31		0 to 10 (See note 3)	mA
Pd	Power dissipation		Ta = 25 °C	550	mW
Topr	Operating tempera	ature		-10 to 70	°C
Tstg	Storage temperatu	ıre		-40 to 125	°C

11. RECOMMENDED OPERATING CONDITIONS ($T_a = -10$ °C to 70 °C, VCC = 5 V \pm 10 %, unless otherwise noted)

Cumbal		Doromotor			Limits		Unit
Symbol	'	Parameter		Min.	Тур.	Max.	Unit
Vcc, (AVcc)	Power source voltage (See note 4), During	CPU, OSD, data sli	cer operation () ···M37280EKSP	4.5	5.0	5.5	V
Vcc, (AVcc)	RAM hold voltage (when clock is sto	opped) () ···M3	7280EKSP	2.0		5.5	V
Vss	Power source voltage			0	0	0	V
VIH1	HIGH input voltage		-P17, P20-P27, P30, P31, P64, P70-P72, HSYNC, T, XIN	0.8Vcc		Vcc	V
VIH2	HIGH input voltage	SCL1, SCL2,	SDA1, SDA2	0.7Vcc		Vcc	V
VIL1	LOW input voltage		-P17, P20-P27, P30, P31, P64, P70-P72	0		0.4 Vcc	V
VIL2	LOW input voltage	SCL1, SCL2,	SDA1, SDA2	0		0.3 Vcc	V
VIL3	LOW input voltage (See note 6)		OSC1, HSYNC, VSYNC, IT3, TIM2, TIM3, SCLK, SIN	0		0.2 Vcc	V
Іон	HIGH average output current (See r		-P55, P10, P03, P15-P17, -P27, P30, P31			1	mA
lOL1	LOW average output current (See n	/	-P57, P10, P03, P15-P17, -P27, SOUT, SCLK, P47, P65-P67			2	mA
lOL2	LOW average output current (See n	ote 2) P11-	-P14			6	mA
IOL3	LOW average output current (See n		-P02, P04-P07, P32, P47, P51, P60-P62			1	mA
IOL4	LOW average output current (See n	ote 3) P30,	P31			10	mA
f(XIN)	Oscillation frequency (for CPU oper	ation) (See note	5) XIN	7.9	8.0	8.1	MHz
f(XCIN)	Oscillation frequency (for sub-clock	operation)	XCIN	29	32	35	kHz
fosc	Oscillation frequency (for OSD)	OSC1	LC oscillating mode	11.0		27.0	MHz
			Ceramic oscillating mode	25.5	26.5	27.5	IVITIZ
RL	Load resistance	During R,G,	B analog output	20.0			
fhs1	Input frequency	TIM2, TIM3,	INT1, INT2, INT3			100	kHz
fhs2	Input frequency	SCLK				1	MHz
fhs3	Input frequency	SCL1, SCL2				400	kHz
fhs4	Input frequency	Horizontal s	ync. signal of video signal	15.262	15.734	16.206	kHz
Vı	Input amplitude video signal	CVIN		1.5	2.0	2.5	V

12. ELECTRIC CHARACTERISTICS (Vcc = 5 V ± 10 %, Vss = 0 V, f(Xin) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Symbol	Do	rameter	То	st conditions		Limits		Unit	Test
Symbol	Pa	nameter	i e	St CONditionS	Min.	Тур.	Max.	Unit	circui
Icc	Power source current	System operation	VCC = 5.5 V, f(XIN) = 8 MHz	CRT OFF Data slicer OFF		15	30	mA	
				CRT ON (digital output) Data slicer ON		30	50		
				CRT ON (analog output) Data slicer ON		50	70		
				KHz, ata slicer OFF, issipation mode set		60	200	μА	1
		Wait mode	Vcc = 5.5 V,	f(XIN) = 8 MHz		2	4	mA	
			VCC = 5.5 V, f(XCIN) = 32kl Low-power di (CM5 = "0", C	Hz, ssipation mode set		25	100	μА	
		Stop mode	VCC = 5.5 V, f(XCIN) = 0	f(XIN) = 0		1	10	V	
Vон		52–P55, P10, P03, P15–P17, 20–P27, P30, P31	VCC = 4.5 V IOH = -0.5 m/	4	2.4			V	2
VOL	P'	DUT, SCLK, P00-P07, P10, 15-P17, P20-P27,P32, 47, P50-P57, P60-P62, P65-P67	VCC = 4.5 V IOL = 0.5 mA				0.4	V	
	LOW output voltage P:	30, P31	VCC = 4.5 V IOL = 10.0 m/	4			3.0		2
	LOW output voltage P	11–P14	Vcc = 4.5 V	IOL = 3 mA			0.4		
	_			IOL = 6 mA			0.6		
VT+ - VT-	IN N	ESET, HSYNC, VSYNC, INT1,INT2, IT3, TIM2, TIM3, SIN, SCLK, SCL1, CL2, SDA1, SDA2	VCC = 5.0 V			0.5	1.3	V	3
lizh	P2	ESET, P00–P07, P10–P17, P20– 27, P30, P31, P40–P46, P63, P64, 70–P72, HSYNC, VSYNC	VCC = 5.5 V VI = 5.5 V				5	μА	
IzL	P2	ESET, P00–P07, P10–P17, 20-P27, P30, P31, P40–P46, P63, 64, P70–P72, HSYNC, VSYNC	VCC = 5.5 V VI = 0 V				5	mA	4
RBS	I ² C-BUS·BUS switch co (between SCL1 and SC		VCC = 4.5 V				130	Ω	5

Notes 1: The total current that flows out of the IC must be 20 or less.

- 2: The total input current to IC (IOL1 + IOL2 + IOL3) must be 20 mA or less.
- 3: The total average input current for ports P30, P31 to IC must be 10 mA or less.
- 4: Connect 0.1 µF or more capacitor externally between the power source pins Vcc-Vss (and AVcc-Vss) so as to reduce power source noise. Also connect 0.1 μF or more capacitor externally between the pins Vcc-CNVss. () ···M37280EKSP
- 5: Use a quartz-crystal oscillator or a ceramic resonator for the CPU oscillation circuit. When using the data slicer, use 8 MHz.
- 6: P16, P41-P44 have the hysteresis when these pins are used as interrupt input pins or timer input pins. P11-P14 have the hysteresis when these pins are used as multi-master I²C-BUS interface ports. P17, P46 and P72 have the hysteresis when these pins are used as serial I/O pins.
- 7: When using the sub-clock, set fCLK < fCPU/3.
- 8: Pin names in each parameter is described as below.
 - (1) Dedicated pins: dedicated pin names.
 - (2) Duble-/triple-function ports
 - When the same limits: I/O port name.
 - When the limits of functins except ports are different from I/O port limits: function pin name.




Fig.12.1 Test circuit

13. ANALOG R, G, B OUTPUT CHARACTERISTICS

(Vcc = 5 V \pm 10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Cumbal	Doromotor	Toot conditions		Limits		Unit	
Symbol	Parameter	Test conditions	Min.	Min. Typ.			
Ro	Output resistance	Vcc = 4.5 V			2	kΩ	
VOE	Output deviation	Vcc = 5.5 V			±0.5	V	
Тѕт	Settling time	$\label{eq:VCC} \begin{array}{c} \text{VCC} = 4.5 \text{ V,} \\ \text{load capacity of 10 pF,} \\ \text{load resistor of 20 k}\Omega, \\ \text{70 \% DC level} \end{array}$			50	ns	




Fig.13.1 Analog R, G, B, Output Characteristics

14. A-D CONVERTER CHARACTERISTICS

(Vcc = 5 V \pm 10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Cumbal	Doromotor	Test conditions			l loit	
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
_	Resolution				8	bits
_	Absolute accuracy (excludig guantization error)	Vcc = 5 V			±2.5	LSB
TCONV	Conversion time		12.25		12.5	μs
RLADDER	Ladder resistor			25		kΩ
VIA	Analog input voltage		0		VREF	V

15. MULTI-MASTER I²C-BUS BUS LINE CHARACTERISTICS

Cumbal	Parameter	Standard of	lock mode	High-speed	clock mode	Unit
Symbol	Parameter	Min.	Max.	Min.	Max.	Offic
tBUF	Bus free time	4.7		1.3		μs
tHD; STA	Hold time for START condition	4.0		0.6		μs
tLOW	LOW period of SCL clock	4.7		1.3		μs
tR	Rising time of both SCL and SDA signals		1000	20+0.1Cb	300	ns
tHD; DAT	Data hold time	0		0	0.9	μs
tHIGH	HIGH period of SCL clock	4.0		0.6		μs
tF	Falling time of both SCL and SDA signals		300	20+0.1Cb	300	ns
tSU; DAT	Data set-up time	250		100		ns
tsu; sta	Set-up time for repeated START condition	4.7		0.6		μs
tsu; sto	Set-up time for STOP condition	4.0		0.6		μs

Note: Cb = total capacitance of 1 bus line




Fig.15.1 Definition Diagram of Timing on Multi-master I²C-BUS

16. PROM PROGRAMMING METHOD

The built-in PROM of the One Time PROM version (blank) and the built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

Product	Name of Programming Adapter
M37280EKSP	PCA7401

The PROM of the One Time PROM version (blank) is not tested or screened in the assembly process nor any following processes. To ensure proper operation after programming, the procedure shown in Figure 29.1 is recommended to verify programming.




Fig. 16.1 Programming and Testing of One Time PROM Version

RENESAS


17. DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:


- Mask ROM Order Confirmation Form
- Mark Specification Form
- Data to be written to ROM, in EPROM form (32-pin DIP Type 27C101, three identical copies) or FDK

18. APPENDIX

Pin Configuration (TOP VIEW)



Memory Map



Memory Map of Special Function Register (SFR)

	rea (addresses C0	Bit allocation>	<state after="" immediately="" reset=""></state>
	Г	¬:>	0 : "0" immediately after reset
	L	Function bit	,
		· 	1 : "1" immediately after reset
	L	: No function bit	? : Indeterminate immediately
	Г	0 : Fix to this bit to "0"	after reset
	L	(do not write to "1")	
		1 : Fix to this bit to "1"	
		(do not write to "0")	
Address	Register	Bit allocation b7	State immediately after reset b0 b7
C0 ₁₆ Port I	P0 (P0)	DI .	?
C1 ₁₆ Port I	P0 direction register (D0)		0016
C216 Port I	P1 (P1)		?
C316 Port I	P1 direction register (D1)		0016
C416 Port I			?
	P2 direction register (D2)		0016
C616 Port I	` '		?
-	P3 direction register (D3)	P6IM T3CS	0016
C8 ₁₆ Port I	, ,		?
C9 ₁₆ Port I CA ₁₆ Port I	P4 direction register (D4)		0 0016
	port control register (PF)	0 OUT2 OUT1 B G R RGB 2BIT	? 0016
CC16 Port I		O OCTZOCTI B G K 2BIT	0016
CD16 Port I			0 0 0 0 0 ? ? ?
	control register 1 (OC 1)	0017 0016 0015 0014 0013 0012 0011	
	ontal position register (HP)	HP17 HP16 HP15 HP14 HP13 HP12 HP11	
	control register 1 (BC ₁)	BC ₁ 6 BC ₁ 5 BC ₁ 4 BC ₁ 3 BC ₁ 2 BC ₁ 1	
D1 ₁₆ Block	control register 2 (BC ₂)	BC ₂ 6 BC ₂ 5 BC ₂ 4 BC ₂ 3 BC ₂ 2 BC ₂ 1	
D2 ₁₆ Block	control register 3 (BC ₃)	BC ₃ 6 BC ₃ 5 BC ₃ 4 BC ₃ 3 BC ₃ 2 BC ₃ 1	
D3 ₁₆ Block	control register 4 (BC ₄)	BC ₄ 6 BC ₄ 5 BC ₄ 4 BC ₄ 3 BC ₄ 2 BC ₄ 1	BC ₄ 0 ?
D416 Block	control register 5 (BC ₅)	BC ₅ 6 BC ₅ 5 BC ₅ 4 BC ₅ 3 BC ₅ 2 BC ₅ 1	BC ₅ 0 ?
D516 Block	control register 6 (BC ₆)	BC ₆ 6 BC ₆ 5 BC ₆ 4 BC ₆ 3 BC ₆ 2 BC ₆ 1	BC ₆ 0 ?
	control register 7 (BC ₇)	BC ₇ 6 BC ₇ 5 BC ₇ 4 BC ₇ 3 BC ₇ 2 BC ₇ 1	BC ₇ 0 ?
	control register 8 (BC ₈)	BC ₈ 6 BC ₈ 5 BC ₈ 4 BC ₈ 3 BC ₈ 2 BC ₈ 1	
	control register 9 (BC ₉)	BC ₉ 6 BC ₉ 5 BC ₉ 4 BC ₉ 3 BC ₉ 2 BC ₉ 1	
	control register 10 (BC ₁₀)	BC ₁₀ 6 BC ₁₀ 5 BC ₁₀ 4 BC ₁₀ 3 BC ₁₀ 2 BC ₁₀ 1	
	control register 11 (BC ₁₁)	BC ₁₁ 6 BC ₁₁ 5 BC ₁₁ 4 BC ₁₁ 3 BC ₁₁ 2 BC ₁₁ 1	
	control register 12 (BC ₁₂)	BC ₁₂ 6 BC ₁₂ 5 BC ₁₂ 4 BC ₁₂ 3 BC ₁₂ 2 BC ₁₂ 1	
	control register 13 (BC ₁₃)	BC ₁₃ 6 BC ₁₃ 5 BC ₁₃ 4 BC ₁₃ 3 BC ₁₃ 2 BC ₁₃ 1	
	control register 14 (BC ₁₄)	BC ₁₄ 6 BC ₁₄ 5 BC ₁₄ 4 BC ₁₄ 3 BC ₁₄ 2 BC ₁₄ 1	
	control register 15 (BC ₁₅) control register 16 (BC ₁₆)	BC ₁₅ 6 BC ₁₅ 5 BC ₁₅ 4 BC ₁₅ 3 BC ₁₅ 2 BC ₁₅ 1 BC ₁₆ 6 BC ₁₆ 5 BC ₁₆ 4 BC ₁₆ 3 BC ₁₆ 2 BC ₁₆ 1	

■ SF	R1 area (addresses E01	6 to FF16)	
	<	Bit allocation>	<state after="" immediately="" reset=""></state>
		: Function bit	0 : "0" immediately after reset
	Na	ma : Function bit	1 : "1" immediately after reset
		: No function bit	
			? : Indeterminate immediately after reset
	L	O : Fix to this bit to "0" (do not write to "1")	and reset
		: Fix to this bit to "1" (do not write to "0")	
Addres	ss Register	Bit allocation	State immediately after reset
E016	Data slicer control register 1 (DSC1)		b0 b7 b1 0016
E1 ₁₆	Data slicer control register 2 (DSC2)		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
E216	Caption data register 1 (CD1)	CDL17 CDL16 CDL15 CDL14 CDL13 CDL12 CDL11 CD	
E316	Caption data register 2 (CD2)	CDH17 CDH16 CDH15 CDH14 CDH13 CDH12 CDH11 CD	-
E4 ₁₆	Caption data register 3 (CD3)	CDL27 CDL26 CDL25 CDL24 CDL23 CDL22 CDL21 CDI	0010
E516	Caption data register 4 (CD4)	CDH27 CDH26 CDH25 CDH24 CDH23 CDH22 CDH21 CDI	0010
E616	Caption Position register (CPS)	CPS7	
E7 ₁₆	, , ,	0016	
	Data slicer test register 2	0016	0016
E816	Data slicer test register 1		0016
E916	Sync signal counter register (HC)	HC5 HC4 HC3 HC2 HC1 HC2 HC1 HC4 HC5 HC4 HC3 HC4 HC5 HC5	
EA ₁₆ EB ₁₆	Clock run-in detect register (CRD)		0016
EC ₁₆	Data clock position register (DPS)	DPS7 DPS6 DPS5 DPS4 DPS3 0 0 1	
	D. I. (DIC)		?
ED ₁₆	Bank control register (BK)	BK7 BK6 0 0 BK3 BK2 BK1 BI	
EE16	A-D conversion register (AD)		?
EF16	A-D control register (ADCON)	O O ADVREF ADSTR ADIN2 ADIN1 AD	
F016	Timer 1 (T1)		FF ₁₆
F1 ₁₆	Timer 2 (T2)		0716
F216	Timer 3 (T3)		FF ₁₆
	Timer 4 (T4)		0716
F416	Timer mode register 1 (TM1)	TM17 TM16 TM15 TM14 TM13 TM12 TM11 TM	0016
F516	Timer mode register 2 (TM2)	TM27 TM26 TM25 TM24 TM23 TM22 TM21 TM	0016
F6 16	I ² C data shift register (S0)	D7 D6 D5 D4 D3 D2 D1 D	?
F7 16	I ² C address register (S0D)	SAD6 SAD5 SAD4 SAD3 SAD2 SAD1 SAD0 RE	0016
F8 ₁₆	¹² C status register (S1)	MST TRX BB PIN AL AAS ADO LF	RB 0 0 0 1 0 0 0 ?
F9 ₁₆	¹² C control register (S1D)	BSEL BSEL 10BIT ALS ESO BC2 BC1 BC	0016
FA 16	¹² C clock control register (S2)	ACK BIT MODE CCR4 CCR3 CCR2 CCR1 CC	OO16
FB ₁₆	CPU mode register (CM)	CM7 CM6 CM5 1 1 CM2 0 (3C ₁₆
FC ₁₆	Interrupt request register 1 (IREQ1)	ADR VSCR OSDR TM4R TM3R TM2R TM	0016
FD ₁₆	Interrupt request register 2 (IREQ2)	O TM56R IICR IN2R CKR SIOR DSR IN	
FE ₁₆	Interrupt control register 1 (ICON1)	ADE VSCE OSDETM4E TM3E TM2E TM	
FF16	Interrupt control register 2 (ICON2)	TM56S TM56E IICE IN2E CKE SIOE DSE IN	

• OF F	R2 area (addresses 20	U16 it all			,				ے	State immediately after reset>
		7.	Joan	1011/						_
		╡. }	Fund	ction	bit				C	: "0" immediately after reset
	Nam	ie :)							1	: "1" immediately after reset
]: N	o fun	ction	bit					
		_							[?	ightharpoonup : Indeterminate immediately after reset
					bit to					aitei ieset
		_			rite to					
	1	: Fi								
		(0	lo no	ot wr	rite to	0 "0")			
Addres	ss Register			Bit	allo	catio	n			State immediately after reset
20046	PWM0 register (PWM0)	b7							<u>b0</u>	b7 b0
	PWM1 register (PWM1)									?
	PWM2 register (PWM2)									?
	PWM3 register (PWM3)									?
20416	PWM4 register (PWM4)									?
	PWM5 register (PWM5)									?
	PWM6 register (PWM6)									?
20716	PWM7 register (PWM7)									?
20816	3									?
20916										?
20A16	PWM mode register 1 (PN)				PN4	PN3			PN0	0016
20B ₁₆	PWM mode register 2 (PW)	PW7	PW6	PW5	PW4	PW3	PW2	PW1	PW0	0016
20C16	ROM correction address 1 (high-order)									0016
	ROM correction address 1 (low-order)									0016
	ROM correction address 2 (high-order)									0016
	ROM correction address 2 (low-order)			1						0016
	ROM correction enable register (RCR)					0	0	RCR1	RCR0	0016
	Test register	AD/INT3		1		16				0016
	Interrupt input polarity register (IP)	SEL	POL3		POL2	-				0016
	Serial I/O mode register (SM)		SM6	SM5	SM4	SM3	SM2	SM1	SM0	0016
	Serial I/O register (SIO)	0007	0000	0005	0004		0010	2001	0000	?
	OSD control register 2(OC2)	0027	OC26	0025	OC24	0023	-		1	0016
21616	Clock control register (CS)	DO7	-	-	0	U	CS2	CS1	CS0	0016
	I/O polarity control register (PC)	PC7	PC6	PC5	PC4	DCa	PC2	PC1	PC0	8016
	Raster color register (RC)	OC37	0036	OC35	RC4 OC34		RC2	RC1	RC0	0016 0016
	OSD control register 3(OC3)	0037	0030	0033	0034	0033	0032	0031	0030	0716
	Timer 5 (TM5)								$\overline{}$	FF16
	Timer 6 (TM6) Top border control register 1 (TB1)	TB17	TB16	TB15	TB14	TB13	TR12	TR11	TB10	?
	Bottom border control register 1 (1B1)	-			BB14	_	-		-	?
	Top border control register 1 (TB2)								TB20	?
	Bottom border control register 1 (BB2)								BB20	?

	area (addres		Bit alloc		,				ار	State immediately after reset>
		< <u>-</u>	אנ מווטט ה.	auonz					_	_
			_ ^{]∶}	nction	bit				(2 : "0" immediately after reset
		Nam	ne : J						[1	1 : "1" immediately after reset
			: No fu	ınction	hit					<u>-</u>
									?	: Indeterminate immediately after reset
		0	Fix t: (do ı	o this not wi						alter reset
		1	: Fix t	o this	bit to	o "1"				
		_	do ı	not wi	ite to	o "0")			
Address	Register			Bit all	ocat	ion			L 0	State immediately after reset
220 ₁₆ Verti	cal position register 1	₁ (VP1 ₁)	b7 VP1 ₁ 7VP1	6 VP1.5	VP1.4	/P1 ₄ 3	/P1,2	VP1.1	<u>b0</u> VP1₄0	b7 b1
	cal position register 1	2 (VP1 ₂)	VP1 ₂ 7 VP1	_	_	$\overline{}$	_		_	?
22216 Verti	cal position register 1	₃ (VP1 ₃)	VP1 ₃ 7 VP1							?
	cal position register 1	4 (VP1 ₄)	VP1 ₄ 7 VP1						-	?
224 ₁₆ Verti	cal position register 1	₅ (VP1 ₅)	VP1 ₅ 7 VP1		T T					?
22516 Verti	cal position register 1	₆ (VP1 ₆)	VP1 ₆ 7VP1	6 VP1 ₆ 5	VP1 ₆ 4	/P1 ₆ 3	/P1 ₆ 2	VP1 ₆ 1	VP1 ₆ 0	?
226 ₁₆ Verti	cal position register 1	₇ (VP1 ₇)	VP1 ₇ 7VP1							?
227 ₁₆ Verti	cal position register 1	₈ (VP1 ₈)	VP1 ₈ 7VP1	₈ 6 VP1 ₈ 5	VP1 ₈ 4	/P1 ₈ 3	/P1 ₈ 2	VP1 ₈ 1	VP1 ₈ 0	?
	cal position register 1	₉ (VP1 ₉)	VP1 ₉ 7VP1	₉ 6 VP1 ₉ 5	VP1 ₉ 4	/P1 ₉ 3	/P1 ₉ 2	VP1 ₉ 1	VP1 ₉ 0	?
	cal position register 1	₁₀ (VP1 ₁₀)	VP1 ₁₀ 7VP1 ₁	₀ 6 VP1 ₁₀ 5	VP1 ₁₀ 4	/P1 ₁₀ 3	/P1 ₁₀ 2	/P1 ₁₀ 1	VP1 ₁₀ 0	?
	cal position register 1		VP1 ₁₁ 7VP1 ₁						-	?
	cal position register 1		VP1 ₁₂ 7VP1 ₁		$\overline{}$				-	?
	cal position register 1	₁₃ (VP1 ₁₃)	VP1 ₁₃ 7VP1 ₁	_	_				-	?
	cal position register 1	14 (VP1 ₁₄)	VP1 ₁₄ 7VP1 ₁	Ti T	i i	i			$\overline{}$?
	cal position register 1	15 (VP1 ₁₅)	VP1 ₁₅ 7VP1 ₁		1				-	?
	cal position register 1	16 (VP1 16)	VP1 ₁₆ 7VP1 ₁	66VP1 ₁₆ 5	VP1 ₁₆ 4	/P1 ₁₆ 3	/P1 ₁₆ 2		-	?
	cal position register 2	1 (VP2 ₁)						VP2 ₁ 1	VP2 ₁ 0	?
	cal position register 2	2 (VP2 ₂)							VP2 ₂ 0	?
	cal position register 2 cal position register 2	₃ (VP2 ₃) ₄ (VP2 ₄)							VP2 ₄ 0	?
004	cal position register 2	₄ (VP2 ₄) ₅ (VP2 ₅)							VP2 ₅ 0	?
	cal position register 2	6 (VP2 5)							VP2 ₆ 0	?
	cal position register 2	₇ (VP2 ₇)						_	VP2 ₇ 0	?
	cal position register 2	8 (VP2 8)							VP2 ₈ 0	?
	cal position register 2	₉ (VP2 ₉)							VP2 ₉ 0	?
	cal position register 2	₁₀ (VP2 ₁₀)							VP2 ₁₀ 0	?
	cal position register 2	10 (VP2 ₁₁)							VP2 ₁₁ 0	?
	cal position register 2	12 (VP2 12)						VP2 ₁₂ 1	VP2 ₁₂ 0	?
	cal position register 2	₁₃ (VP2 ₁₃)						VP2 ₁₃ 1	VP2 ₁₃ 0	?
23D ₁₆ Verti	cal position register 2	14 (VP2 14)						VP2 ₁₄ 1	VP2 ₁₄ 0	?
	cal position register 2	₁₅ (VP2 ₁₅)							VP2 ₁₅ 0	?
23F ₁₆ Verti	cal position register 2	₁₆ (VP2 ₁₆)						VP2 ₁₆ 1	VP2 ₁₆ 0	?


	<bi< th=""><th>t allo</th><th>catio</th><th>n></th><th></th><th></th><th></th><th colspan="5"><state after="" immediately="" reset=""></state></th></bi<>	t allo	catio	n>				<state after="" immediately="" reset=""></state>				
	Name]: :}	unct	ion b	oit			0 : "0" immediately after reset				
		' 1			.,				Ľ	. I miniculately after reset		
		: No function bit							?	: Indeterminate immediately		
	0	Fix: [to to							after reset		
	1	: Fix	to t	his b	it to	"1"						
			not									
Addres	ss Register		E	3it al	locat	ion				State immediately after reset		
24016		b7							b0	b7 ?		
24116	Color pallet register 1 (CR1)		CP 6	CD 5	CR ₁ 4	CD 2	CP 2	CD 1	CP 0	?		
24216	Color pallet register 2 (CR2)			i –	CR ₂ 4				i	?		
24316	Color pallet register 3 (CR3)				CR ₃ 4				-	?		
24416	Color pallet register 4 (CR4)			-	CR ₄ 4				-	?		
24516	Color pallet register 5 (CR5)				CR ₅ 4				-	?		
246 16	Color pallet register 6 (CR6)				CR ₆ 4					?		
24716	Color pallet register 7 (CR7)				CR ₇ 4				-	?		
24816									,	?		
24916	Color pallet register 9 (CR9)		CR ₉ 6	CR ₉ 5	CR ₉ 4	CR ₉ 3	CR ₉ 2	CR ₉ 1	CR ₉ 0	?		
24A16	Color pallet register10 (CR10)				CR ₁₀ 4		_	$\overline{}$	=	?		
24B 16	Color pallet register 11 (CR11)		CR ₁₁ 6	CR ₁₁ 5	CR ₁₁ 4	CR ₁₁ 3	CR ₁₁ 2	CR ₁₁ 1	CR ₁₁ 0	?		
24C ₁₆	Color pallet register 12 (CR12)		CR ₁₂ 6	CR ₁₂ 5	CR ₁₂ 4	CR ₁₂ 3	CR ₁₂ 2	CR ₁₂ 1	CR ₁₂ 0	?		
24D ₁₆	Color pallet register 13 (CR13)		CR ₁₃ 6	CR ₁₃ 5	CR ₁₃ 4	CR ₁₃ 3	CR ₁₃ 2	CR ₁₃ 1	CR ₁₃ 0	?		
24E ₁₆	Color pallet register 14 (CR14)		CR ₁₄ 6	CR ₁₄ 5	CR ₁₄ 4	CR ₁₄ 3	CR ₁₄ 2	CR ₁₄ 1	CR ₁₄ 0	?		
24F 16	Color pallet register 15 (CR15)		CR ₁₅ 6	CR ₁₅ 5	CR ₁₅ 4	CR ₁₅ 3	CR ₁₅ 2	CR ₁₅ 1	CR ₁₅ 0	?		
250 16	Left border control register 1 (LB1)	LB17	LB16	LB15	LB14	LB13	LB12	LB11	LB10	0116		
	Left border control register 2 (LB2)						LB22	LB21	LB20	0016		
25216	Right border control register 1 (RB1)	RB17	RB16	RB15	RB14	RB13	RB12	RB11	RB10	FF16		
25316	Right border control register 2 (RB2)						RB22	RB21	RB20	0716		
254 16	SPRITE vertical position register 1 (VS1)	VS17	VS16	VS15	VS14	VS13	VS12	VS11	VS10	?		
255 16	SPRITE vertical position register 2 (VS2)							VS21	VS20	0016		
256 16	SPRITE horizontal position register 1 (HS1)	HS17	HS16	HS15	HS14	HS13	HS12	HS11	HS10	?		
25716	SPRITE horizontal position register 2 (HS2)						HS22	HS21	HS20	0 0 0 0 0 7 ?		
25816	SPRITE OSD control register (SC)			SC5	SC4	SC3	SC2	SC1	SC0	0016		

Internal State of Processor Status Register and Program Counter at Reset

	<bit allocation=""></bit>	<state aftereset="" immediately=""></state>
	: } Function bit	0 : "0" immediately after reset
	Name :	1 : "1" immediately after reset
	: No function bit	? : Indeterminate immediately
	O: Fix to this bit to "0" (do not write to "1")	after reset
	1 : Fix to this bit to "1" (do not write to "0")	
Register	Bit allocation b0	State immediately after reset
Processor status register (PS) Program counter (PCH) Program counter (PCL)	N V T B D I Z C	? ? ? ? ? 1 ? ? Contents of address FFFE ₁₆ Contents of address FFFE ₁₆

Structure of Register


The figure of each register structure describes its functions, contents at reset, and attributes as follows:




Address 00C116, 00C316, 00C516

b7 b6 b5 b4 b3 b2 b1 b	_				
	Po	ort Pi direction register (Di) (i	= 0,1,2) [Addresses 00C1 ₁₆ , 00	C316, 00C516]	
	В	Name	Functions	After reset	RW
	0	Port Pi direction register	0 : Port Pio input mode 1 : Port Pio output mode	0	RW
	- 1		0 : Port Pi1 input mode 1 : Port Pi1 output mode	0	RW
	_ 2		0 : Port Pi2 input mode 1 : Port Pi2 output mode	0	RW
	- 3		0 : Port Pi3 input mode 1 : Port Pi3 output mode	0	RW
	- 4		0 : Port Pi4 input mode 1 : Port Pi4 output mode	0	RW
	- 5		0 : Port Pis input mode 1 : Port Pis output mode	0	RW
	- 6		0 : Port Pis input mode 1 : Port Pis output mode	0	RW
!	7		0 : Port Pi7 input mode 1 : Port Pi7 output mode	0	RW


Address 00C7₁₆



Address 00C9₁₆




Address 00CB₁₆



Address 00CE₁₆

OSD Control Register 1 b7b6b5b4b3b2b1b0 OSD control register 1 (OC1) [Address 00CE₁₆] After reset R!W В **Functions** Name OSD control bit 0: All-blocks display off R¦W 0 0 (OC10) (See note 1) 1 : All-blocks display on Scan mode selection 0 : Normal scan mode 0 R¦W bit (OC11) 1 : Bi-scan mode Border type selection 0 : All bordered 0 R¦W 2 bit (OC12) 1: Shadow bordered (See note 2) 0 : Color signal of character background 0 R¦W Flash mode selection part does not flash bit (OC13) 1 : Color signal of character background part flashes Automatic solid space 0: OFF 0 R¦W control bit (OC14) 1: ON R¦W 0: OFF 5 0 Vertical window/blank control bit (OC15) 1: ON Layer mixing control bits (OC16, OC17) R¦W 0 0 0: Logic sum (OR) of layer 1's color and layer 2's color (See note 3) 0 1: Layer 1's color has priority 1 0: Layer 2's color has priority 1 1: Do not set. Notes 1: Even this bit is switched during display, the display screen remains unchanged until a rising (falling) of the next VSYNC. 2: Shadow border is output at right and bottom side of the font.

Address 00CF16




3: OUT2 is always ORed, regardless of values of these bits.


Address 00D016 to 00DF16

			т (Б	CI)	(1=1	10		dresses 00D016 to 00E		
	В	Name						nctions	After reset	RW
	0, 1	Display mode selection bits (BCi0, BCi1)	0 0 1	0 1 0 1	D O C	ispl SD C n	tions ay OFF mode node SD mode		_Indeterminate	R W
	2	Border control bit (BCi2)	-	Bor Bor		-			Indeterminate	R W
	3, 4		b6	b5	b4	b3	Pre-divide ratio	Dot size	Indeterminate	R W
		bits (BCi3, BCi4)	0	0	0 0 1 1	0 1 0 1	× 1	1Tc × 1/2H 1Tc × 1H 2Tc × 2H 3Tc × 3H 1Tc × 1/2H		
			0	1	0 1 1	1 0 1	X 2	1Tc X 1/2H 1Tc X 1H 2Tc X 2H 3Tc X 3H		
LL	- 5, 6	Pre-divide ratio selection bit	1	1	0 0	0 1		1.5Tc X 1/2H (See note 3) 1.5Tc X 1H (See note 3)	Indeterminate	R;W
		(BCi5, BCi6)	1	1	0 0 1 1	0 1 0 1	x 3	1Tc × 1/2H 1Tc × 1H 2Tc × 2H 3Tc × 3H		
	7	Nothing is assigne When this bit is re							Indeterminate	R —

Address 00E0₁₆




Address 00E1₁₆




Address 00E6₁₆

b7 b6 b5 b4 b3 b2	b1 b0	Ca	ption Position Register (CPS	S) [Address 00E616]			
		В	Name	Functions	After reset	R	W
		0 to 4	Caption position bits(CPS0 to CPS4)		0	R	W
		5	Caption data latch completion flag 2 (CPS5)	O: Data is not latched yet and a clock-run-in is not determined. Data is latched and a clock-run-in is determined.	Indeterminate	R	_
<u> </u>		6, 7	Slice line mode specification bits (in 1 field) (CPS6, CPS7)	Refer to the corresponding Table (Table 12.10.1).	0	R	W


Address 00E9₁₆




Address 00EA₁₆



Address 00EB₁₆



Address 00ED₁₆



Address 00EF₁₆

A-D Control Regist b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		D control register (ADCON) [Address 00EF16]			
	В	Name	Functions	After reset	R	W
	0 to 2	Analog input pin selection bits (ADIN0 to ADIN2)	b2 b1 b0 0 0 0:AD1 0 0 1:AD2 0 1 0:AD3 0 1 1:AD4 1 0 0:AD5 1 0 1:AD6 1 1 0:AD7 1 1 1:AD8	0	R	W
	3	A-D conversion completion bit (ADSTR)	0: Conversion in progress 1: Convertion completed	1	R	W
	4	Vcc connection selection bit (ADVREF)	0: OFF 1: ON	0	R	W
	5	Fix this bit to "0."		0	R	W
	6	Nothing is assigned. This bit i When this bit is read out, the	s a write disable bit. value is indeterminate.	Indeterminate	R	
!	7	Fix this bit to "0."		0	R	w


Address 00F4₁₆

<u>Fimer Mode Re</u>	egister 1	_					
b7b6b5b4b3	b2b1b0						
	لبلبا	Ti	mer mode register 1 (TM	11) [Address 00F4 ₁₆]			
		В	Name	Functions	After rese	R	W
		0	Timer 1 count source selection bit 1 (TM10)	0: f(XIN)/16 or f(XCIN)/16 (Note) 1: Count source selected by bit 5 of TM1	0	R	W
		1	Timer 2 count source selection bit 1 (TM11)	O: Count source selected by bit 4 of TM1 1: External clock from TIM2 pin	0	R	W
		2	Timer 1 count stop bit (TM12)	0: Count start 1: Count stop	0	R	W
-		3	Timer 2 count stop bit (TM13)	0: Count start 1: Count stop	0	R	W
		4	Timer 2 count source selection bit 2 (TM14)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Timer 1 overflow	0	R	W
		5	Timer 1 count source selection bit 2 (TM15)	0: f(XIN)/4096 or f(XCIN)/4096 (See note) 1: External clock from TIM2 pin	0	R	W
		6	Timer 5 count source selection bit 2 (TM16)	0: Timer 2 overflow 1: Timer 4 overflow	0	R	W
i		7	Timer 6 internal count source selection bit (TM17)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Timer 5 overflow	0	R	W


Address 00F5₁₆

b7b6b5b4b3b2b1b	0					
	_ Ti	mer mode register 2 (TM	12) [Address 00F516]			
	В	Name	Functions	After rese	R	W
	0	Timer 3 count source selection bit (TM20)	(b6 at address 00C716) ▼ b0 0 0: f(XIN)/16 or f(XCIN)/16 (See note) 1 0: f(XCIN) 0 1: 1 1: External clock from TIM3 pin	0	R	W
	1, 4	Timer 4 count source selection bits (TM21, TM24)	b4 b1 0 0: Timer 3 overflow signal 0 1: f(XIN)/16 or f(XCIN)/16 (See note) 1 0: f(XIN)/2 or f(XCIN)/2 (See note) 1 1: f(XCIN)	0	R	W
	- 2	Timer 3 count stop bit (TM22)	0: Count start 1: Count stop	0	R	W
	- 3	Timer 4 count stop bit (TM23)	0: Count start 1: Count stop	0	R	W
	5	Timer 5 count stop bit (TM25)	0: Count start 1: Count stop	0	R	W
	- 6	Timer 6 count stop bit (TM26)	0: Count start 1: Count stop	0	R	W
l	7	Timer 5 count source selection bit 1 (TM27)	0: f(XIN)/16 or f(XCIN)/16 (See note) 1: Count source selected by bit 6 of TM1	0	R	٧


Address 00F6₁₆




Address 00F7₁₆



Address 00F8₁₆




Address 00F9₁₆




RENESAS


Address 00FA₁₆




Address 00FB₁₆



Address 00FC₁₆



Address 00FD₁₆



Address 00FE₁₆

17101514101	Regist		_			
b7b6 b5b4b3 b	2b1b0					
	لبل	In	terrupt control register 1 (l	CON1) [Address 00FE	16]	
		В	Name	Functions	After reset	RW
		0	Timer 1 interrupt enable bit (TM1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R W
		1	Timer 2 interrupt enable bit (TM2E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
		2	Timer 3 interrupt enable bit (TM3E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
		3	Timer 4 interrupt enable bit (TM4E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R W
		4	OSD interrupt enable bit (OSDE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
		5	VSYNC interrupt enable bit (VSCE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
		6	A-D conversion • INT3 interrupt enable bit (ADE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
'		7	Nothing is assigned. This bit. When this bit is read of		0	R —

Address 00FF₁₆

Interrupt Control Regis	ter :	<u>2</u>			
b7b6 b5b4b3 b2b1b0					
	In	iterrupt control register 2 (I	ON2) [Address OOFF	= ₁₆]	
		iterrupt control register 2 (it	50112) [Address 001 1	10]	
	В	Name	Functions	After reset	RW
	0	INT1 interrupt	0: Interrupt disabled	0	RW
	_	enable bit (İN1E)	1: Interrupt enabled		
	1	Data slicer interrupt enable bit (DSE)	0: Interrupt disabled 1: Interrupt enabled	0	RW
	2	Serial I/O interrupt	0: Interrupt disabled	0	RW
		enable bit (SIOE)	1: Interrupt enabled		
	3	f(XIN/4096 • SPRITE OSD	0: Interrupt disabled	0	R¦W
		interrupt enable bit (CKE)	1: Interrupt enabled		
	4	INT2 interrupt enable	0: Interrupt disabled	0	R¦W
		bit (IN2E)	1: Interrupt enabled		
	5	Multi-master I ² C-BUS interface	0: Interrupt disabled	0	RW
i		interrupt enable bit (IICE)	1: Interrupt enabled		
	6	Timer 5 • 6 interrupt	0: Interrupt disabled	0	RW
		enable bit (TM56E)	1: Interrupt enabled		
	7	Timer 5 • 6 interrupt	0: Timer 5	0	RW
		switch bit (TM56S)	1: Timer 6		


Address 020A₁₆

b7b6 b5t	04b3 b2b1b0	7	M mode register 1 (PN)	[Address 020A16]			
		В	Name	Functions	After reset	R	٧
		0	PWM counts source selection bit (PN0)	0 : Count source supply 1 : Count source stop	0	R	٧
		1, 2	"	nese bits are write disable bits. ad out, the values are "0."	0	R	-
		3	PWM output polarity selection bit (PN3)	0 : Positive polarity 1 : Negative polarity	0	R	٧
		4	P03/PWM7 output selection bit (PN4)	0 : P03 output 1 : PWM7 output	0	R	V
		5 to 7	1 -	nese bits are write disable bits. ad out. the values are "0."	0	R	-


Address 020B₁₆

PWM Mode Register 2						
b7b6 b5b4b3 b2b1b0	1	WM mode register 2 (F	W) [Address 020B16]			
	В	Name	Functions	After reset	R	W
	0	P04/PWM0 output selection bit (PW0)	0 : P04 output 1 : PWM0 output	0		W
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1	P05/PWM1 output selection bit (PW1)	0 : P05 output 1 : PWM1 output	0	R	W
	2	P06/PWM2 output selection bit (PW2)	0 : P06 output 1 : PWM2 output	0	R	W
	3	P07/PWM3 output selection bit (PW3)	0 : P07 output 1 : PWM3 output	0	R	W
	4	P0o/PWM4 output selection bit (PW4)	0 : P0o output 1 : PWM4 output	0	R	W
	5	P01/PWM5 output selection bit (PW5)	0: P01 output 1: PWM5 output	0	R	W
	6	P02/PWM6 output selection bit (PW6)	0: P02 output 1: PWM6 output	0	R	W
	7	P50/PWM7 output selection bit (PW7)	0: P5o output 1: PWM7 output	0	R	W

Address 0210₁₆




Address 0212₁₆



Address 0213₁₆


Serial I/O Mode Registe	<u> </u>				
b7b6 b5b4b3 b2b1b0	S	erial I/O mode register ((SM) [Address 021316]		
	В	Name	Functions	After reset	R W
11	0, 1	Internal synchronous clock selection bits (SM0, SM1)	b1 b0 0 0: f(Xin)/8 or f(Xcin)/8 0 1: f(Xin)/16 or f(Xcin)/16 1 0: f(Xin)/32 or f(Xcin)/32 1 1: f(Xin)/64 or f(Xcin)/64	0	R W
	2	Synchronous clock selection bit (SM2)	0: External clock 1: Internal clock	0	R W
	3	Port function selection bit (SM3)	0: P11, P13 1: SCL1, SDA1	0	R W
	4	Port function selection bit (SM4)	0: P12, P14 1: SCL2, SDA2	0	RW
	5	Transfer direction selection bit (SM5)	0: LSB first 1: MSB first	0	R W
	6	SIN pin switch bit (SM6)	0: Р17 is Sın pin. 1: Р72 is Sın pin.	0	R W
	7	Nothing is assigned. T When this bit is read o	This bit is a write disable bit. ut, the value is "0."	0	R -

Address 0215₁₆




Note: When setting bit 1 of the OSD port control register to "1," the value which is converted from the 4-adjustment-level analog to the 2-bit digital is output regardless of this bit value as follows: the high-order bit (R1, G1 and B1) is output from pins P52, P53 and P54, and the low-order bit is (R0, G0 and B0) output from pins P17, P15 and P16. And besides, when not using OSD function, the low-power dissipation can realize by setting this bit to "0."


Address 0216₁₆




Address 0217₁₆



Address 0218₁₆




Address 0219₁₆



Address 021C₁₆

Top Border Control Register 1 b7 b6 b5 b4 b3 b2 b1 b0 Top border control register 1 (TB1) [Address 021C16] В Name **Functions** After reset Top border position (low-order 8 bits) Control bits of Indeterminate TH X to top border (setting value of low-order 2 bits of TB2 \times 16² (TB10 to TB17) + setting value of high-order 4 bits of TB1 X 161 + setting value of low-order 4 bits of TB1 X 160) Notes 1: Do not set "0016" or "0116" to the TB1 at TB2 = "0016." 2: Th is cycle of HSYNC. 3: TB2 is top border control register 2.

Address 021D₁₆




Address 021E₁₆

Top Border Control Register 2 Top border control register 2 (TB2) [Address 021E₁₆] В Name **Functions** After reset R!W Control bits of Top border position (high-order 2 bits) Indeterminate R:W top border TH X (TB20, TB21) (setting value of low-order 2 bits of TB2 X 162 + setting value of high-order 4 bits of TB1 X 161 + setting value of low-order 4 bits of TB1 X 160) Nothing is assigned. These bits are write disable bits. Indeterminate R When these bits are read out, the values are indeterminate. Notes 1: Do not set "0016" or "0116" to the TB1 at TB2 = "0016." 2: TH is cycle of HSYNC. 3: TB1 is top border control register 1.

Address 021F₁₆



 $b7\,b6\,b5\,b4\,b3\,b2\,b1\,b0$



1	В	Name	Functions	After reset	R	W	
	0, 1	Control bits of bottom border (BB20, BB21)	Bottom border position (high-order 2 bits) TH X (setting value of low-order 2 bits of BB2 X 16 ² + setting value of high-order 4 bits of BB1 X 16 ¹ + setting value of low-order 4 bits of BB1 X 16 ⁰)	Indeterminate	R	W	
	2 to 7	Nothing is assigned. These bits are write disable bits. When these bits are read out, the values are indeterminate.					

Notes 1: Set values fit for the following condition:


 $(TB1 + TB2 \times 16^2) < (BB1 + BB2 \times 16^2).$

- 2: Th is cycle of HSYNC.
- 3: BB1 is bottom border control reigster 1.

Addresses 022016 to 022F16

Vertical Position Register 1i b7 b6 b5 b4 b3 b2 b1 b0 Vertical position register 1i (VP1i) (i = 1 to 16) [Addresses 022016 to 022F16] After reset **Functions** Name 0 Vertical display start positions Control bits of vertical Indeterminate display start positions (low-order 8 bits) to (VP1i0 to VP1i7) TH X (setting value of low-order 2 bits of VP2i × 16² (See note 1) + setting value of low-order 4 bits of VP1i X 161 + setting value of low-order 4 bits of VP1i × 160) Notes 1: Do not "0016" and "0116" to VP1i at VP2i = "0016." 2: Th is cycle of HSYNC. 3: VP2i is vertical position register 2i.

Addresses 023016 to 023F16



Addresses 024116 to 024716, 024916 to 024F16

Color Pallet Register i b7 b6 b5 b4 b3 b2 b1 b0 Color pallet register i (CRi) (i = 1 to 7, 9 to 15) [Addresses 024116 to 024716, 024916 to 024F16] В R! W **Functions** Afterreset Name R R signal output control bits (CRi0, CRi1) 0, 1 0: No output (See note) 1: 1/3 V cc 0: 2/3 V cc 0 1: Vcc G signal output control bits (CRi2, CRi3) Indeterminate R W 0: No output (See note) 0 1: 1/3 V cc 0: 2/3 V cc 1: Vcc B signal output control bits (CRi4, CRi5) b5 R¦W 0: No output (See note) 1: 1/3 V cc 0: 2/3 V cc 1: V cc OUT1 signal output 0: No output RW 1: Output Nothing is assigned. This bit is a write disable bit. R¦ Indeterminate When this bit is read out, the value is indeterminate. Note: When selecting digital output, the output is Vcc at all values other than "00."

Address 0250₁₆

<u>Left Border Control Register 1</u> b7 b6 b5 b4 b3 b2 b1 b0 Left border control register 1 (LB1) [Address 0250₁₆] В After reset R W Name **Functions** R W 0 Control bits of Left border position (low-order 8 bits) left border Tosc ${\bf X}$ 0 1 (LB10 to LB17) (setting value of low-order 3 bits of LB2 imes 16^2 to + setting value of high-order 4 bits of LB1 × 16¹ + setting value of low-order 4 bits of LB1 X 160) Notes 1: Do not set LB1 = LB2 = "0016." 2: Set values fit for the following condition: (LB1 + LB2 × 16²) < (RB1 + RB2 × 16²). 3: Tosc is OSD oscillation period. 4: LB2 is left border control register 2.

Address 0251₁₆



b7 b6 b5 b4 b3 b2 b1 b0



Left border control register 2 (LB2) [Address 025116]

В	Name	Functions	After reset	R	W
0 to 2	Control bits of left border (LB20 to LB22)	Left border position (high-order 3 bits) Tosc X (setting value of low-order 3 bits of LB2 X 16 ² + setting value of high-order 4 bits of LB1 X 16 ¹ + setting value of low-order 4 bits of LB1 X 16 ⁰)	0	R	W
3 to 7		Nothing is assigned. These bits are write disable bits. When these bits are read out, the values are indeterminate.			

Notes 1: Do not set LB1 = LB2 = "0016."


2: Set values fit for the following condition:

 $(LB1 + LB2 \times 16^2) < (RB1 + RB2 \times 16^2).$


3: Tosc is OSD oscillation period.

4: LB1 is left border control register 1.


Address 0252₁₆




Address 0253₁₆



Address 0254₁₆




Address 0255₁₆




Address 0256₁₆


SPRITE Horizontal Position Register 1 SPRITE horizontal position register 1 (HS1) [Address 025616] After reset В Name **Functions** R!W Horizontal display start position (low-order 8 bits) Horizontal display Indeterminate R:W start position control Tosc X bits of SPRITE OSD (setting value of low-order 2 bits of HS2 X 162 (HS10 toHS17) + setting value of high-order 4 bits of HS1 X 161 setting value of low-order 4 bits of HS1 X 160) **Notes 1:** Do not set HS1 < "3016" at HS2 = "0016." 2: Tosc is OSD oscillation period. 3: HS2 is SPRITE horizontal position register 2.



Address 0258₁₆



19. PACKAGE OUTLINE



Cumbal	Dimens	ion in Mill	imeters
Symbol	Min	Nom	Max
Α	_	-	5.08
A1	0.38	_	_
A2	-	3.8	_
b	0.4	0.5	0.6
b1	0.9	1.0	1.3
b2	0.65	0.75	1.05
С	0.2	0.25	0.32
D	56.2	56.4	56.6
Е	16.85	17.0	17.15
е	-	1.778	_
e 1	-	19.05	_
L	2.8	_	_
θ	0°	_	15°

REVISION HISTORY

M37280MFH-XXXSP, M37280MKH-XXXSP, M37280EKSP

Rev.	Date		Description
		Page	Summary
1.00	Apr 01, 2002		First edition issued

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology
- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001