

## THREE- OR FOUR-CELL LITHIUM-ION PROTECTOR CIRCUIT

### FEATURES


- Three- or Four-Cell Operation
- Two-Tier Overcurrent Limiting
- 30- $\mu$ A Typical Supply-Current Consumption
- 3.5- $\mu$ A Typical Supply Current in Sleep Mode
- *Smart Discharge* Minimizes Losses in Overcharge Mode
- 6.5-V to 20-V VDD Supply Range
- Highly Accurate Internal Voltage Reference
- Externally Adjustable Delays in Overcurrent Controller
- Detection of Loss-of-Cell Sense Connections

### DESCRIPTION

The UCC3957 is a BiCMOS three- or four-cell lithium-ion battery pack protector designed to operate with external P-channel MOSFETs. Utilizing external P-channel MOSFETs provides the benefits of no loss-of-system ground in an overdischarge state, and protects the IC as well as battery cells from damage during an overcharge state. An internal state machine runs continuously to protect each lithium-ion cell from overcharge and overdischarge. A separate overcurrent-protection block protects the battery pack from excessive discharge currents.

If any cell voltage exceeds the overvoltage threshold, the appropriate external P-channel MOSFET is turned off, preventing further charge current. An external N-channel MOSFET is required to level shift to this high-side P-channel MOSFET. Discharge current can still flow through the second P-channel MOSFET. Likewise, if any cell voltage falls below the undervoltage limit, the second P-channel MOSFET is turned off and only charge current is allowed. Such a cell-voltage condition causes the chip to go into low-power sleep mode. Attempting to charge the battery pack wakes up the chip. A cell-count pin (CLCNT) is provided to program the IC for three- or four-cell operations.

A two-tiered overcurrent controller and external current shunt protect the battery pack from excessive discharge currents. If the first overcurrent threshold level is exceeded, an internal timing circuit charges an external capacitor to provide a user programmable blanking time. If at the end of the blanking time the overcurrent condition still exists, the external discharge FET is turned off for a period 17 times longer than the first blanking period, and then the discharge FET is turned back on. If at any time a second higher overcurrent threshold is exceeded for more than a user programmable time, the discharge FET is turned off, and remains off for the same period as the first tier off time. This two tiered overcurrent-protection scheme allows for charging capacitive loads while retaining effective short-circuit protection.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SLUS236B – JANUARY 1999 – REVISED SEPTEMBER 2002

The block diagram illustrates the internal architecture of the BQ76940 IC, showing the flow of data and control signals between various functional blocks and pins.

**Functional Blocks:**

- CELL VOLTAGE SELECT:** Receives inputs from pins 1 (VDD), 2 (CLCNT), 3 (WU), 4 (AN1), 5 (AN2), 6 (AN3), and 7 (AN4). It outputs to the REFERENCE VOLTAGE SELECT AND COMPARE block.
- REFERENCE VOLTAGE SELECT AND COMPARE:** Receives inputs from the CELL VOLTAGE SELECT block and a REF pin. It outputs to the STATE MACHINE block.
- STATE MACHINE:** Receives inputs from the REFERENCE VOLTAGE SELECT AND COMPARE block and a CLOCK pin. It outputs to pins 13 (DCHG), 12 (CHG), 11 (AN4), 10 (CDLY1), and 9 (CHGEN).
- OVERCURRENT CONTROLLER:** Receives inputs from pins 8 (BATLO) and 10 (CDLY1). It outputs to pins 13 (DCHG) and 12 (CHG).
- UV (Under Voltage) Detector:** Receives inputs from VDD and a pin labeled VDD. It outputs to the SLEEP pin.

**Pin Connections:**

- Pin 1:** VDD
- Pin 2:** CLCNT
- Pin 3:** WU
- Pin 4:** AN1
- Pin 5:** AN2
- Pin 6:** AN3
- Pin 7:** AN4
- Pin 8:** BATLO
- Pin 9:** CHGEN
- Pin 10:** CDLY1
- Pin 11:** AN4
- Pin 12:** CHG
- Pin 13:** DCHG
- Pin 14:** CDLY2
- Pin 15:** AVDD
- Pin 16:** DVDD

UDG-00129

Supply voltage (VDD)	20 V
Supply current	25 mA
Output current	25 mA
Input voltage: (WU)	24 V
(AN1, AN2, AN3)	VAN4 – VDD
(CLCNT, CHGEN)	15 V
Input voltage range (BATLO)	–0.3 V to 2.5 V
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Operating virtual junction temperature range, T <sub>J</sub>	–55°C to 150°C
Lead temperature (soldering, 10 seconds)	300°C

‡ Unless otherwise indicated, voltages are reference to ground and currents are positive into and negative out of the specified terminals. Consult the *Packaging Information* section of the *Portable Products Databook* (TI Literature No. SLUD001) for thermal limitations and considerations of packages. All voltages are referenced to the AN4 terminal.

T <sub>A</sub>	PACKAGED DEVICES† SSOP (M)			
	NORMAL TO OVERCHARGE VOLTAGE (V)			
	4.20	4.25	4.30	4.35
–20°C to 70°C	UCC3957M–1	UCC3957M–2	UCC3957M–3	UCC3957M–4

2

electrical characteristics over recommended operating free-air temperature range,  $V_{DD} = 16\text{ V}$ ,  $-20^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$ ,  $T_A = T_J$ . (unless otherwise noted)

### supply

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DD_{min}}$ Minimum VDD			5.0	5.5	V
$I_{DD}$ Supply current			30	40	$\mu\text{A}$
$I_{SL}$ Sleep-mode supply current	$V_{DD} = 10.4\text{ V}$		3.5	7.5	$\mu\text{A}$
$V_{IN}$ Input voltage for WU	See Note 2			20	V

### output

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\overline{I_{DCHG}}$ $\overline{DCHG}$ output current	Driving-logic low, $V_O = 1\text{ V}$	40	70	100	$\mu\text{A}$
	Driving-logic high, $V_O = (V_{DD} - 1)$		-13	-3	$\text{mA}$
$I_{CHG}$ CHG output current	Driving-logic low, $V_O = 1\text{ V}$	40	70	100	$\mu\text{A}$
	Driving-logic high, $V_O = (V_{DD} - 1\text{ V})$		-15	-3	$\text{mA}$

### state transitions

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OV}$ Normal to overcharge voltage	See Note 1	4.15	4.20	4.25	V
$V_{OVR}$ Overcharge to normal voltage					
$V_{OV}$ Normal to overcharge voltage	See Note 1	4.20	4.25	4.30	V
$V_{OVR}$ Overcharge to normal voltage					
$V_{OV}$ Normal to overcharge voltage	See Note 1	4.25	4.30	4.35	V
$V_{OVR}$ Overcharge to normal voltage					
$V_{OV}$ Normal to overcharge voltage	See Note 1	4.30	4.35	4.40	V
$V_{OVR}$ Overcharge to normal voltage					
$V_{UV}$ Undercharge to normal voltage	See Note 1	2.5	2.6	2.7	V
$V_{UVR}$ Normal to undercharge voltage		2.2	2.3	2.4	V
$t_{dOV}$ Overvoltage to CHG delay		8	17	23	ms
$t_{dUV}$ Undervoltage to $\overline{DCHG}$ Delay		8	17	23	ms
$t_S$ Cell sample rate		4	8.5	11.5	ms
$V_{SM}$ Smart discharge threshold	BATLO voltage	4	15	25	mV
$V_{WU}$ Wakeup input threshold	With respect to VDD	50	230	750	mV
$V_{CE}$ Charge-enable input threshold		0.8	1.3	2.6	V

### short-circuit protection

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{CL1}$ First-tier threshold level	$V_{BATLO}$	120	150	190	mV
$V_{CL2}$ Second-tier threshold level	$V_{BATLO}$	275	375	450	mV
$t_{B1}$ First-tier blanking time	$CDLY1 = 0.1\text{ }\mu\text{F}$	30	50	70	ms
$t_{RST}$ Restart time	$CDLY1 = 0.1\text{ }\mu\text{F}$	300	500	700	ms
$t_{B2}$ Second-tier blanking time	$CDLY2 = 10\text{ pF}$	100	400	600	$\mu\text{s}$

NOTE 1: Other overvoltage or undervoltage thresholds are available. Please consult the factory.

2: Refer to Figure 6, for WU leakage characteristics.

## Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AN1	4	I	Connects to the negative terminal of the top battery cell and the positive terminal of the second battery cell.
AN2	5	I	Connects to the bottom terminal of the second battery cell and the top terminal of the third battery cell.
AN3	6	I	Connects to the bottom terminal of the third battery cell and the top terminal of the fourth battery cell in a four cell stack. In a three cell pack it connects to the bottom terminal of the third battery and to AN4.
AN4	7	I	Connects to the bottom terminal of the battery stack and the top of the current sense resistor.
AVDD	15	O	Internal analog supply bypass cap pin. Connect a 0.1- $\mu$ F capacitor between this pin and AN4. This pin is nominally 7.3 V.
BATLO	8	I	Connects to the bottom of the current sense resistor and the negative terminal of the battery pack.
CHGEN	9	I	The charge enable input for the protection IC. This point must be driven high to DVDD or AVDD to allow charging of the battery pack. This pin has a very weak pulldown.
CDLY1	10	O	Delay control pin for the short-circuit protection feature. A capacitor connected between this point and AN4 determines the time delay from when an overcurrent situation is detected to when the FET is turned off. This capacitor also controls the hiccup mode timeout period.
CDLY2	14	O	An external cap can be tied between this pin and AN4 to extend the blanking time on the second current limit tier.
CLCNT	2	I	This pin programs the IC for three or four cell operation. Tying this pin low (to AN4) sets four cell operation, while tying it high (to DVDD or AVDD) sets three cell operation. This pin is internally pulled low, so open circuit conditions always result in four-cell mode.
DCHG	13	O	This pin is used to prevent overdischarge. If the state machine indicates that any cell is undervoltage, this pin is driven high with respect to chip substrate so that the external P-channel MOSFET prevents further discharge. If all cell voltages are above the minimum threshold, this pin is driven low.
CHG	12	O	This pin is used to control an external N-channel MOSFET, which in turn drives a P-channel MOSFET. If at least one cell voltage is over the overvoltage threshold, this pin is driven low with respect to AN4. If all cell voltages are below this threshold, this pin is driven high.
DVDD	16	O	Internal digital supply bypass capacitor pin. Connect a 0.1- $\mu$ F capacitor between this pin and AN4. This pin is nominally 7.3V.
VDD	1	I	Supply voltage to the IC. Connect this point to the top of the lithium-ion battery stack.
WU	3	I	This pin is used to provide a wakeup signal to the IC during sleep mode. Connect this pin to the drain of the N-channel level shift MOSFET.

## APPLICATION INFORMATION

## overview

The UCC3957 provides complete protection against overdischarge, overcharge and overcurrent for a three- or four-cell lithium-ion battery pack. It uses a *flying capacitor* technique to sample the voltage across each battery cell and compare it to a precision reference. If any cell is in overvoltage or undervoltage, the internal-state machine takes the appropriate action to prevent further charge or discharge. High-side P-channel MOSFETs are used to independently control charge and discharge current. Figure 1 shows a three-cell lithium-ion protector application diagram with the optional charge-enable switch. In this application, the diode D1 protects the MOSFET Q2 from inductive kick at turn-off.




Figure 1. Three-Cell Lithium-Ion Protector Application Diagram

UDG-98016

## APPLICATION INFORMATION

### overview (continued)

Figure 2 shows a four-cell protector with optional components to protect the charge FET from excessive gate-to-source transients. In this application, the Zener diode VR1 and the resistor R2 are optional. They protect the MOSFET Q1 from excessive open-circuit charger voltage. Diode D1 protects MOSFET Q2 from inductive kick during turn-off.




Figure 2. Four-Cell Lithium-Ion Protector Application Diagram

### connecting the cell stack

When connecting the cell stack to the circuit, it is important to do so in the proper order. First, the bottom of the stack should be connected to AN4. Next, the top of the stack should be connected to VDD. The cell taps can then be connected to AN1, AN2, and AN3 in any order.

### choosing three or four cells

For three-cell packs, the cell-count pin (CLCNT) should be connected to the DVDD pin, and the AN3 pin should be tied to the AN4 pin. For four-cell applications, the CLCNT pin should be grounded (to AN4) and the AN3 pin is connected to the positive terminal of the bottom cell in the stack.

---

## APPLICATION INFORMATION

### undervoltage protection

When any cell is found to be overdischarged (below the normal-to-undercharge threshold), the state machine turns off both high-side FETs and enters the sleep mode, where current consumption drops to about 3.5  $\mu$ A. It remains in sleep mode until the application of a charger is sensed by the wakeup pin (WU) being raised above VDD.

### charging

Once a charger has been applied, the charge FET is turned on as long as the charge-enable input pin (CHGEN) is pulled up to the DVDD pin. If the CHGEN input is left open (or connected to AN4), the charge FET remains off.

During charge, the charge and discharge FETs cycle on and off while the device is in the sleep state (undercharge mode), until the cell voltages are all above the undercharge-to-normal threshold. Once the cell voltages are above this threshold, the device enters the normal state and the FETs remain on continuously. While the device is charging and in undercharge mode, there is an approximate on time of 8 ms corresponding to one sampling period, with a very short off time corresponding to undercharge-voltage detect and sleep-mode; once WU is pulled back up to PACK(+), wake-up detect again occurs, and a new sampling period/charge cycle is initiated.

### open wire protection

The UCC3957 provides protection against broken-cell sense connections within the pack. If the sense connection to one of the cells (pins AN1, AN2, or AN3) should become disconnected, weak internal-current sources make the cells that are connected to that wire appear to be in overcharge and charging of the pack is prevented.

### overvoltage protection and the *smart discharge* feature

If any cell is charged to a voltage exceeding the normal-to-overcharge threshold, the charge FET is turned off, preventing further charge current. Hysteresis keeps the charge FET off until the cell voltages have dropped below the overcharge-to-normal threshold. In most protector designs, the charge FET is held off completely within this voltage band. During this time, discharge current must be conducted through the body diode of the charge FET. This forward voltage drop can be as high as 1 V, causing significant power dissipation in the charge FET and wasting precious battery power.

The UCC3957 has a unique *smart discharge* feature that allows the charge FET to return to on mode (for discharge only) while still in the overcharge hysteresis band. This greatly reduces power dissipation in the charge FET. This is accomplished by sensing the voltage drop across the current-sense resistor. If this drop exceeds 15 mV (corresponding to 0.6 A of discharge current using a .025  $\Omega$  sense resistor), the charge FET is turned back on. This threshold assures that only discharge current is conducted. In an example using a 20-mW FET with a 1-V body diode drop and a 1-A load, the power dissipation in Q1 would be reduced from 1 W to 0.02 W.

**NOTE:** A similar technique is not used during charge (when the discharge MOSFET is off due to cells being in undervoltage) because the charge current should be low while the cells are in undervoltage.

**APPLICATION INFORMATION****protection against a runaway charger**

The use of a small N-channel level shifter (Q3 in the application diagrams) allows the IC to interface with the high-side charge FET (Q1), even in the presence of a runaway charger. Only the drain-source voltage rating of the charge FET limits the charge voltage that the protection circuit can withstand. The wakeup (WU) pin is designed to handle input voltages greater than VDD, as long as the current is limited. In the examples shown, the charge FET's gate-source resistor (R1) provides this current limiting. Note that in Figure 2, a resistor and zener (R2 and VR1) have been added to protect Q1 against any possibility of a voltage transient exceeding its maximum gate-source rating.

**overcurrent protection**

The UCC3957 protects the battery pack from an overload or a hard short circuit using a two-tier overcurrent protection scheme. The overcurrent protection is designed to go into a hiccup mode when the voltage drop across an external-sense resistor (connected to the AN4 and BATLO pins) exceeds a certain threshold. In this mode, the discharge FET is periodically turned off and on until the fault is removed. Once the fault is removed, normal operation is automatically resumed.

To facilitate charging large capacitive loads, there are two overcurrent threshold voltages, each with its own user-programmable time delay. This two-tier approach provides fast response to short circuits, while enabling the battery pack to provide short-duration surge currents. It also facilitates the charging of large filter caps without causing nuisance overcurrent trips.

The first-tier threshold is 150 mV nominal, corresponding to 6 A using a .025- $\Omega$  sense resistor as shown in the examples of Figure 1 and Figure 2. If the pack-discharge current exceeds this amount for a period of time, determined by the capacitor on the CDLY1 pin, it then enters the hiccup mode. The first-tier hiccup duty cycle is fixed at approximately 6%, minimizing power dissipation in the event of a sustained overload. The absolute on and off times of the discharge FET (Q2) are controlled by the CDLY1 capacitor. A curve relating the delay (on time) to this capacitor value is shown in Figure 4. The off time is approximately 17 times longer than the on time.

The second-tier overcurrent threshold is nominally 375 mV, corresponding to 15 A using a .025- $\Omega$  sense resistor. If the pack current exceeds this value for a period of time, determined by the capacitor on the CDLY2 pin, it then enters the hiccup-mode with a much lower duty cycle, typically less than 1%. The relationship of this time delay (on time) to the CDLY2 capacitor value is shown in the curve of Figure 5. The off time during this hiccup mode is still determined by the CDLY1 capacitor, as previously described. This technique greatly reduces the stress and power dissipation in the FETs during short-circuit conditions.

In the examples shown in Figure 1 and Figure 2 (with CDLY1 = .022  $\mu$ F), the first-tier overcurrent on time is approximately 10 msec, while the off time is approximately 170 msec, resulting in a 5.9% duty cycle for currents over 6 A (but less than 15 A). If no CDLY2 capacitor is used, the second-tier on time is less than 200  $\mu$ sec (assuming no stray capacitance), resulting in a duty cycle of about 0.1% for currents over 15 A. If CDLY2 = 22pF, the typical on time for currents exceeding 15 A is approximately 800  $\mu$ sec, resulting in a duty cycle of 0.5%.



---

## APPLICATION INFORMATION

### protecting against inductive kick at turn-off

In the case of a short circuit, the  $di/dt$  that occurs when the discharge FET is turned off can result in a significant voltage undershoot at the pack output due to stray inductance. This undershoot can potentially exceed the breakdown voltage rating of the discharge FET. A clamp diode (D1 in Figure 1, Figure 2, and Figure 3), or a capacitor across the pack output, protects against this possibility. A diode also provides protection from a reverse-polarity charger.

During turn-off, a voltage overshoot can occur at the top of the cell stack, due to wiring inductance and the cells' internal equivalent series inductance (ESL). During very high  $di/dt$  conditions, such as occurs when turning off in response to a short circuit, this voltage overshoot can be significant and potentially damage the IC or the discharge FET (Q2). For this reason, it is strongly recommended that a capacitor (C5) be placed across the cell stack, from VDD to AN4, and that stray inductance be minimized in the battery-current path. Additional methods to reduce  $di/dt$  across the cell stack are discussed in the following section.

### controlling discharge FET turn-on and turn-off times

Slew-rate limiting the pack output voltage at turn-on greatly reduces the surge current into large capacitive loads.

This allows the designer to select shorter overcurrent-delay times, minimizing the stress on Q1 and Q2 in the event of a shorted pack output. A simple method of implementing slew-rate limiting is shown in Figure 3. It consists of an RC network (R3 and C6) between gate and drain of the discharge FET (Q2) to control its turn-on time. This circuit relies on the relatively high-sink impedance (about 20 k $\Omega$ ) of the UCC3957's  $\overline{\text{DCHG}}$  output. The values shown for R3 and C6 provide a pack output voltage rise time of about 4.5 ms when the discharge FET (Q2) is turned on. Note that the addition of R3 and C6 has made it possible to eliminate the CDLY2 capacitor, for the quickest response to a true short circuit. While this circuit does not prevent a large surge current when inserting a *live* battery pack into a highly-capacitive load, it does allow it to restart (after one hiccup cycle) if this initial surge-current trips the overcurrent protection.


Increasing the turn-off time of the discharge FET (Q2) reduces the inductive kick that results during turn-off after an overcurrent condition. This is accomplished by adding a resistor (R4) in series with the  $\overline{\text{DCHG}}$  output. This reduction of  $di/dt$  at turn-off minimizes the need for a capacitor across the battery stack. It is recommended that this resistor value not exceed a few hundred Ohms, in which case the ability to turn off quickly enough into a short may be compromised.

Due to the relatively low-charge currents (typically a few Amperes max), controlling the turn-on and turn-off times of the charge FET is not beneficial. In fact, the turn-off time of the charge FET is slow due to the large value of R1, the gate-to-source resistor.

## APPLICATION INFORMATION

### controlling discharge FET turn-on and turn-off times

Figure 3 shows a four-cell protector with slew-rate limiting the discharge FET. In this application, VR1 and R2 are optional. They protect Q1 from excessive open-circuit charger voltage. R3 and C6 are chosen based on capacitive load that must be driven. R4 minimizes inductive kick at turn-off.



UDG-98018

Figure 3. Four-Cell Lithium-Ion Protector Application Diagram

## TYPICAL CHARACTERISTICS




Figure 4




Figure 5




Figure 6

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265