

5-V/3.3-V SINGLE-CHANNEL 2:1 MULTIPLEXER/DEMULTIPLEXER


FEATURES

- Isolation in the Powered-Off Mode, $V_+ = 0$
- Specified Make-Before-Break Switching
- Low ON-State Resistance (1Ω)
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data Acquisition Systems
- Communication Circuits
- Modems
- Hard Drives
- Computer Peripherals
- Wireless Terminals and Peripherals

DBV OR DCK PACKAGE
(TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The TS5A3160 is a single-pole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance and an excellent channel-to-channel ON-state resistance matching. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

ORDERING INFORMATION

TA	PACKAGE ⁽¹⁾⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾
–40°C to 85°C	SOT (SOT-23) – DBV	Tape and reel	TS5A3160DBVR	JA8_
	SOT (SC-70) – DCK ⁽³⁾	Tape and reel	TS5A3160DCKR	JA_

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (3) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Summary of Characteristics⁽¹⁾

Configuration	2:1 Multiplexer/ Demultiplexer (1 x SPDT)
Number of channels	1
ON-state resistance (r_{on})	1.1 Ω
ON-state resistance match (Δr_{on})	0.1 Ω
ON-state resistance flatness ($r_{on(flat)}$)	0.15 Ω
Turn-on/turn-off time (t_{ON}/t_{OFF})	20 ns/15 ns
Make-before-break time (t_{MBB})	12 ns
Charge injection (Q_C)	36 pC
Bandwidth (BW)	100 MHz
OFF isolation (O_{ISO})	–65 dB at 1 MHz
Crosstalk (X_{TALK})	–66 dB at 1 MHz
Total harmonic distortion (THD)	0.01%
Leakage current ($I_{COM(OFF)}/(I_{NC(OFF)}$)	±20 nA
Power-supply current (I_+)	0.1 μA
Package options	6-pin DBV or DCK

(1) $V_+ = 5$ V and $T_A = 25^\circ\text{C}$

FUNCTION TABLE

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
H	OFF	ON

ABSOLUTE MINIMUM AND MAXIMUM RATINGS⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_+	Supply voltage range ⁽³⁾		–0.5	6.5	V
V_{NC} V_{NO} V_{COM}	Analog voltage range ⁽³⁾⁽⁴⁾⁽⁵⁾		–0.5	$V_+ + 0.5$	V
I_K	Analog port diode current	$V_{NC}, V_{NO}, V_{COM} < 0$	–50		mA
I_{NC}	On-state switch current	$V_{NC}, V_{NO}, V_{COM} = 0$ to V_+	–200	200	mA
I_{NO} I_{COM}	On-state peak switch current ⁽⁶⁾		–400	400	
V_I	Digital input voltage range ⁽³⁾⁽⁴⁾		–0.5	6.5	V
I_{IK}	Digital input clamp current	$V_I < 0$	–50		mA
I_+	Continuous current through V_+			100	mA
I_{GND}	Continuous current through GND		–100		mA
θ_{JA}	Package thermal impedance ⁽⁷⁾	DBV package		165	°C/W
		DCK package		259	
T_{stg}	Storage temperature range		–65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Pulse at 1-ms duration < 10% duty cycle
- (7) The package thermal impedance is calculated in accordance with JESD 51-7.

ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY⁽¹⁾

$V_+ = 4.5$ V to 5.5 V, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Analog Switch								
Analog signal range	$V_{\text{COM}}, V_{\text{NC}}, V_{\text{NO}}$				0		V_+	V
Peak ON resistance	r_{peak}	$0 \leq (V_{\text{NO}} \text{ or } V_{\text{NC}}) \leq V_+$, $I_{\text{COM}} = -100$ mA, See Figure 13	25°C	4.5 V Full	0.8	1.1		Ω
			Full			1.5		
ON-state resistance	r_{on}	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 2.5$ V, $I_{\text{COM}} = -100$ mA, See Figure 13	25°C	4.5 V Full	0.7	0.9		Ω
			Full			1.1		
ON-state resistance match between channels	Δr_{on}	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 2.5$ V, $I_{\text{COM}} = -100$ mA, See Figure 13	25°C	4.5 V Full	0.05	0.1		Ω
			Full			0.1		
ON-state resistance flatness	$r_{\text{on(flat)}}$	$0 \leq (V_{\text{NO}} \text{ or } V_{\text{NC}}) \leq V_+$, $I_{\text{COM}} = -100$ mA, See Figure 13	25°C	4.5 V		0.15		Ω
		$V_{\text{NO}} \text{ or } V_{\text{NC}} = 1$ V, 1.5 V, 2.5 V, $I_{\text{COM}} = -100$ mA, See Figure 13	25°C		0.1	0.25		
			Full			0.25		
NC, NO OFF leakage current	$I_{\text{NC(OFF)}}, I_{\text{NO(OFF)}}$	$V_{\text{NC}} \text{ or } V_{\text{NO}} = 1$ V, $V_{\text{COM}} = 4.5$ V, or $V_{\text{NO}} = 4.5$ V, $V_{\text{COM}} = 1$ V, See Figure 14	25°C	5.5 V Full	-20	2	20	nA
			Full		-100		100	
	$I_{\text{NC(PWROFF)}}, I_{\text{NO(PWROFF)}}$	$V_{\text{NC}} \text{ or } V_{\text{NO}} = 0$ to 5.5 V, $V_{\text{COM}} = 5.5$ V to 0, See Figure 14	25°C	0 V Full	-1	0.2	1	μA
			Full		-20		20	
NC, NO ON leakage current	$I_{\text{NC(ON)}}, I_{\text{NO(ON)}}$	$V_{\text{NC}} \text{ or } V_{\text{NO}} = 0$ to V_+ , $V_{\text{COM}} = \text{Open}$, See Figure 15	25°C	5.5 V Full	-20	2	20	nA
			Full		-100		100	
COM OFF leakage current	$I_{\text{COM(PWROFF)}}$	$V_{\text{COM}} = 0$ to 5.5 V, $V_{\text{NC}} \text{ or } V_{\text{NO}} = 5.5$ V to 0, See Figure 14	25°C	0 V Full	-1	0.1	1	μA
			Full		-20		20	
COM ON leakage current	$I_{\text{COM(ON)}}$	$V_{\text{COM}} = 1$ V, $V_{\text{NC}} \text{ or } V_{\text{NO}} = \text{Open}$, or $V_{\text{COM}} = 4.5$ V, $V_{\text{NC}} \text{ or } V_{\text{NO}} = \text{Open}$, See Figure 15	25°C	5.5 V Full	-20	2	20	nA
			Full		-100		100	
Digital Control Input (IN)⁽²⁾								
Input logic high	V_{IH}		Full		2.4		5.5	V
Input logic low	V_{IL}		Full		0	0.8		V
Input leakage current	$I_{\text{IH}}, I_{\text{IL}}$	$V_I = 5.5$ V or 0	25°C	5.5 V Full	-2	0.2		μA
			Full		100		100	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 5-V SUPPLY (continued)
 $V_+ = 4.5 \text{ V to } 5.5 \text{ V}$, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	5 V	2	3.5	6
				Full	4.5 V to 5.5 V	1	8	ns
Turn-off time	t_{OFF}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	5 V	3	8.5	13
				Full	4.5 V to 5.5 V	2	15	ns
Make-before-break time	t_{MBB}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 18	25°C	5 V	2	7	12
				Full	5 V to 5.5 V	2	15	ns
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1 \text{ nF}$, See Figure 22	25°C	5 V		36.5	pC
NC, NO OFF capacitance	$C_{NC(OFF)}$, $C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	5 V		18	pF
NC, NO ON capacitance	$C_{NC(ON)}$, $C_{NO(ON)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch ON,	See Figure 16	25°C	5 V		55	pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	5 V		55	pF
Digital input capacitance	C_I	$V_I = V_+$ or GND,	See Figure 16	25°C	5 V		2	pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	5 V		100	MHz
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$,	See Figure 20	25°C	5 V		-64	dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	See Figure 20	25°C	5 V		-64	dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 23	25°C	5 V		0.004	%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND		25°C	5.5 V	10	50	nA
				Full			500	

ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY⁽¹⁾V₊ = 3 V to 3.6 V, T_A = –40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch								
Analog signal range	V _{COM} , V _{NC} , V _{NO}				0	V ₊	V	
Peak ON resistance	r _{peak}	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = –100 mA, See Figure 13	25°C	3 V	1.3	1.6	Ω	
			Full		2			
ON-state resistance	r _{on}	V _{NO} or V _{NC} = 2 V, I _{COM} = –100 mA, See Figure 13	25°C	3 V	1.2	1.5	Ω	
			Full		1.7			
ON-state resistance match between channels	Δr _{on}	V _{NO} or V _{NC} = 2 V, 0.8 V, I _{COM} = –100 mA, See Figure 13	25°C	3 V	0.1	0.15	Ω	
			Full		0.15			
ON-state resistance flatness	r _{on(flat)}	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = –100 mA, See Figure 13	25°C	3 V	0.2		Ω	
		V _{NO} or V _{NC} = 2 V, 0.8 V, I _{COM} = –100 mA, See Figure 13	25°C		0.15	0.3		
			Full		0.3			
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V _{NC} or V _{NO} = 1 V, V _{COM} = 3 V, or V _{NC} or V _{NO} = 3 V, V _{COM} = 1 V, See Figure 14	25°C	3.6 V	–20	2	20	nA
			Full		–50		50	
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V _{NC} or V _{NO} = 0 to 3.6 V, V _{COM} = 3.6 V to 0, See Figure 14	25°C	0 V	–1	0.2	1	μA
			Full		–15		15	
COM OFF leakage current	I _{COM(PWROFF)}	V _{COM} = 0 to 3.6 V, V _{NC} or V _{NO} = 3.6 V to 0, See Figure 14	25°C	3.6 V	–10	2	10	nA
			Full		–20		20	
COM ON leakage current	I _{COM(ON)}	V _{COM} = 1 V, V _{NC} or V _{NO} = Open, or V _{COM} = 3 V, V _{NC} or V _{NO} = Open, See Figure 15	25°C	0 V	–10	2	10	μA
			Full		–15		15	
Digital Control Input (IN)⁽²⁾								
Input logic high	V _{IH}		Full		2	5.5	V	
Input logic low	V _{IL}		Full		0	0.8	V	
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0	25°C	3.6 V	–2	2	nA	
			Full		–100	100		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS FOR 3.3-V SUPPLY (continued)
 $V_+ = 3 \text{ V to } 3.6 \text{ V}$, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t _{ON}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	3.3 V	2	4.5	13
				Full	3 V to 3.6 V	1		15
Turn-off time	t _{OFF}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	3.3 V	3	9	15
				Full	3 V to 3.6 V	2		20
Make-before-break time	t _{MBB}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 18	25°C	3.3 V	1	7	12
				Full	3 V to 3.6 V	1		15
Charge injection	Q _C	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1 \text{ nF}$, See Figure 22	25°C	3.3 V		20	pC
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or $V_{NO} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		18	pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_+$ or GND, Switch ON,	See Figure 16	25°C	3.3 V		55	pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	3.3 V		55	pF
Digital input capacitance	C _I	$V_I = V_+$ or GND,	See Figure 16	25°C	3.3 V		2	pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	3.3 V		100	MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$,	See Figure 20	25°C	3.3 V		-64	dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	See Figure 20	25°C	3.3 V		-64	dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 23	25°C	3.3 V		0.010	%
Supply								
Positive supply current	I ₊	$V_I = V_+$ or GND	25°C	3.6 V	10	30		nA
							100	

Electrical Characteristics for 2.5-V Supply⁽¹⁾V₊ = 2.3 V to 2.7 V, T_A = –40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch								
Analog signal range	V _{COM} , V _{NC} , V _{NO}				0	V ₊	V	
Peak ON resistance	r _{peak}	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = –8 mA,	Switch ON, See Figure 13	25°C	2.3 V	1.8	2.5	Ω
				Full		2.7		
ON-state resistance	r _{on}	V _{NO} or V _{NC} = 1.8 V, I _{COM} = –8 mA,	Switch ON, See Figure 13	25°C	2.3 V	1.5	2	Ω
				Full		2.4		
ON-state resistance match between channels	Δr _{on}	V _{NO} or V _{NC} = 1.8 V, I _{COM} = –8 mA,	Switch ON, See Figure 13	25°C	2.3 V	0.15	0.2	Ω
				Full		0.2		
ON-state resistance flatness	r _{on(flat)}	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = –8 mA,	Switch ON, See Figure 13	25°C	2.3 V	2.6		Ω
		V _{NO} or V _{NC} = 0.8 V, 1.8 V, I _{COM} = –8 mA,	Switch ON, See Figure 13	25°C		0.6	1	
				Full		1		
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V _{NC} or V _{NO} = 0.5 V, V _{COM} = 2.2 V, or V _{NC} or V _{NO} = 2.2 V, V _{COM} = 0.5 V,	Switch OFF, See Figure 14	25°C	2.3 V	–20	2	20
				Full		–50	50	
	I _{NC(PWROFF)} , I _{NO(PWROFF)}	V _{NC} or V _{NO} = 0 to 2.7 V, V _{COM} = 2.7 V to 0,	Switch OFF, See Figure 14	25°C	0 V	–1	0.1	1
				Full		–10		10
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V _{NC} or V _{NO} = 0.5 V, V _{COM} = Open, or V _{NC} or V _{NO} = 2.2 V, V _{COM} = Open,	Switch ON, See Figure 15	25°C	2.7 V	–10	2	10
				Full		–20		20
COM OFF leakage current	I _{COM(PWROFF)}	V _{COM} = 0 to 2.7 V, V _{NC} or V _{NO} = 2.7 V to 0,	Switch OFF, See Figure 14	25°C	0 V	–1	0.1	1
				Full		–10		10
COM ON leakage current	I _{COM(ON)}	V _{COM} = 0.5 V, V _{NC} or V _{NO} = Open, or V _{COM} = 2.2 V, V _{NC} or V _{NO} = Open,	Switch ON, See Figure 15	25°C	2.7 V	–10	2	10
				Full		–20		20
Digital Control Input (IN)⁽²⁾								
Input logic high	V _{IH}		Full		1.8	5.5	V	
Input logic low	V _{IL}		Full		0	0.6	V	
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0	25°C	2.7 V	–2	2	nA	
			Full		–20	20		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics for 2.5-V Supply (continued)
 $V_+ = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	2.5 V	2	6.5	15
				Full	2.3 V to 2.7 V	1	17	ns
Turn-off time	t_{OFF}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	2.5 V	3	11	18
				Full	2.3 V to 2.7 V	2	20	ns
Make-before-break time	t_{MBB}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 18	25°C	2.5 V	1	8	12
				Full	2.3 V to 2.7 V	1	15	ns
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1 \text{ nF}$, See Figure 22	25°C	2.5 V		12	pC
NC, NO OFF capacitance	$C_{NC(OFF)}$, $C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		18	pF
NC, NO ON capacitance	$C_{NC(ON)}$, $C_{NO(ON)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		55	pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		55	pF
Digital input capacitance	C_I	$V_I = V_+$ or GND,	See Figure 16	25°C	2.5 V		2	pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	2.5 V		100	MHz
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$,	See Figure 20	25°C	2.5 V		-64	dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	See Figure 20	25°C	2.5 V		-64	dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 23	25°C	2.5 V		0.02	%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND	25°C	2.7 V	10	30	nA	
			Full			50		

ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY⁽¹⁾V₊ = 1.65 V to 1.95 V, T_A = –40°C to 85°C (unless otherwise noted)



PARAMETER	SYMBOL	TEST CONDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch								
Analog signal range	V _{COM} , V _{NC} , V _{NO}				0	V ₊	V	
Peak ON resistance	r _{peak}	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = –2 mA,	Switch ON, See Figure 13	25°C	1.65 V	5		Ω
				Full		15		
ON-state resistance	r _{on}	V _{NO} or V _{NC} = 1.5 V, I _{COM} = –2 mA,	Switch ON, See Figure 13	25°C	1.65 V	2	2.5	Ω
				Full		3.5		
ON-state resistance match between channels	Δr _{on}	V _{NO} or V _{NC} = 1.5 V, I _{COM} = –2 mA,	Switch ON, See Figure 13	25°C	1.65 V	0.15	0.4	Ω
				Full		0.4		
ON-state resistance flatness	r _{on(flat)}	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = –2 mA,	Switch ON, See Figure 13	25°C	1.65 V	5		Ω
		V _{NO} or V _{NC} = 0.6 V, 1.5 V, I _{COM} = –2 mA,	Switch ON, See Figure 13	25°C		4.5		
				Full				
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V _{NC} or V _{NO} = 0.3 V, V _{COM} = 1.65 V, or V _{NC} or V _{NO} = 1.65 V, V _{COM} = 0.3 V,	Switch OFF, See Figure 14	25°C	1.95 V	–5	2	nA
				Full		–20	20	
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V _{NC} or V _{NO} = 0 to 1.95 V, V _{COM} = 1.95 V to 0,	Switch OFF, See Figure 14	25°C	0 V	–1	0.1	μA
				Full		–5	5	
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	V _{NC} or V _{NO} = 0.3 V, V _{COM} = Open, or V _{NC} or V _{NO} = 1.65 V, V _{COM} = Open,	Switch ON, See Figure 15	25°C	1.95 V	–5	2	nA
				Full		–20	20	
COM OFF leakage current	I _{COM(PWROFF)}	V _{COM} = 0 to 1.95 V, V _{NC} or V _{NO} = 1.95 V to 0,	Switch OFF, See Figure 14	25°C	0 V	–1	0.1	μA
				Full		–5	5	
COM ON leakage current	I _{COM(ON)}	V _{COM} = 0.3 V, V _{NC} or V _{NO} = Open, or V _{COM} = 1.65 V, V _{NC} or V _{NO} = Open,	Switch ON, See Figure 15	25°C	1.95 V	–5	2	nA
				Full		–20	20	
Digital Control Input (IN)⁽²⁾								
Input logic high	V _{IH}		Full		1.5	5.5	V	
Input logic low	V _{IL}		Full		0	0.6	V	
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0	25°C	1.95 V	–2	2		nA
			Full		–20	20		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum







(2) All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.






ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY (continued)
 $V_+ = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	1.8 V	6	13	24
				Full	2.3 V to 2.7 V	5	27	ns
Turn-off time	t_{OFF}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	1.8 V	6	15	27
				Full	2.3 V to 2.7 V	5	30	ns
Make-before-break time	t_{MBB}	$V_{COM} = V_+$, $R_L = 50 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 18	25°C	1.8 V	2	7	12
				Full	2.3 V to 2.7 V	2	15	ns
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$,	$C_L = 1 \text{ nF}$, See Figure 22	25°C	1.8 V		5.5	pC
NC, NO OFF capacitance	$C_{NC(OFF)}$, $C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		18	pF
NC, NO ON capacitance	$C_{NC(ON)}$, $C_{NO(ON)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch ON,	See Figure 16	25°C	1.8 V		55	pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	1.8 V		55	pF
Digital input capacitance	C_I	$V_I = V_+$ or GND,	See Figure 16	25°C	1.8 V		2	pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 19	25°C	1.8 V		105	MHz
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$,	See Figure 20	25°C	1.8 V		-64	dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 1 \text{ MHz}$,	See Figure 20	25°C	1.8 V		-64	dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 23	25°C	1.8 V		0.06	%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND	25°C	1.95 V	5	15	nA	
			Full					

TYPICAL PERFORMANCE

Figure 1. r_{on} vs V_{COM}

Figure 2. r_{on} vs V_{COM} ($V_+ = 3.3 \text{ V}$)

TYPICAL PERFORMANCE (continued)

Figure 3. r_{on} vs V_{COM} ($V_+ = 5$ V)Figure 4. Leakage Current vs Temperature ($V_+ = 5.5$ V)Figure 5. Leakage Current vs Temperature ($V_+ = 5$ V)Figure 6. Charge Injection (Q_C) vs V_{COM} Figure 7. t_{ON} and t_{OFF} vs Supply VoltageFigure 8. t_{ON} and t_{OFF} vs Temperature ($V_+ = 5$ V)

TYPICAL PERFORMANCE (continued)

Figure 9. Logic-Level Threshold vs V_+

Figure 10. Bandwidth (Gain vs Frequency) ($V_+ = 5$ V)

Figure 11. OFF Isolation vs Crosstalk ($V_+ = 5$ V)

Figure 12. Total Harmonic Distortion vs Frequency

Figure 13. Power-Supply Current vs Temperature ($V_+ = 5$ V)

PIN DESCRIPTION

PIN NUMBER	NAME	DESCRIPTION
1	NO	Normally open
2	GND	Digital ground
3	NC	Normally closed
4	COM	Common
5	V ₊	Power supply
6	IN	Digital control to connect COM to NO




PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NO ports when the channel is ON
r _{peak}	Peak on-state resistance over a specified voltage range
Δr _{on}	Difference of r _{on} between channels in a specific device
r _{on} (flat)	Difference between the maximum and minimum value of r _{on} in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
I _{NC(PWROFF)}	Leakage current measured at the NC port during the power-off condition, V ₊ = 0
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I _{NO(PWROFF)}	Leakage current measured at the NO port during the power-off condition, V ₊ = 0
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state and the output (COM) open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the OFF state
I _{COM(PWROFF)}	Leakage current measured at the COM port during the power-off condition, V ₊ = 0
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the ON state and the output (NO) open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Maximum input voltage for logic low for the control input (IN)
V _I	Voltage at the control input (IN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
t _{MBB}	Make-before-break time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, Q _C = C _L × ΔV _{COM} . C _L is the load capacitance and ΔV _{COM} is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF

PARAMETER DESCRIPTION (continued)

SYMBOL	DESCRIPTION
$C_{NC(ON)}$	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
$C_{NO(ON)}$	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
$C_{COM(ON)}$	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
C_I	Capacitance of IN
O_{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NO to COM) in the OFF state.
X_{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion is defined as the ratio of the root mean square (RMS) value of the second, third, and higher harmonics to the magnitude of fundamental harmonic.
I_+	Static power-supply current with the control (IN) pin at V_+ or GND

PARAMETER MEASUREMENT INFORMATION

Figure 14. ON-State Resistance (r_{on})Figure 15. OFF-State Leakage Current ($I_{NC(OFF)}$, $I_{NO(OFF)}$, $I_{COM(OFF)}$, $I_{NC(PWROFF)}$, $I_{NO(PWROFF)}$, $I_{COM(PWROFF)}$)Figure 16. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NC(ON)}$, $I_{NO(ON)}$)



PARAMETER MEASUREMENT INFORMATION (continued)



Figure 17. Capacitance (C_I , $C_{COM(ON)}$, $C_{NC(OFF)}$, $C_{NO(OFF)}$, $C_{NC(ON)}$, $C_{NO(ON)}$)



- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_0 = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- C_L includes probe and jig capacitance.

Figure 18. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})

PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by generators having the following characteristics: $\text{PRR} \leq 10 \text{ MHz}$, $Z_0 = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.
- B. C_L includes probe and jig capacitance.


Figure 19. Make-Before-Break Time (t_{MBB})

Figure 20. Bandwidth (BW)

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 21. OFF Isolation (OISO)





Figure 22. Crosstalk (X_{TALK})

PARAMETER MEASUREMENT INFORMATION (continued)



- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r < 5 ns, t_f < 5 ns.
2. C_L includes probe and jig capacitance.


Figure 23. Charge Injection (Q_C)

Figure 24. Total Harmonic Distortion (THD)

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TS5A3160DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DBVTE4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DCKTE4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS5A3160DCKTG4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A3160DBVR	SOT-23	DBV	6	3000	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3160DBVT	SOT-23	DBV	6	250	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3160DCKR	SC70	DCK	6	3000	180.0	8.4	2.24	2.34	1.22	4.0	8.0	Q3
TS5A3160DCKT	SC70	DCK	6	250	180.0	8.4	2.24	2.34	1.22	4.0	8.0	Q3


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A3160DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
TS5A3160DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
TS5A3160DCKR	SC70	DCK	6	3000	202.0	201.0	28.0
TS5A3160DCKT	SC70	DCK	6	250	202.0	201.0	28.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



4073253-5/K 03/2006


NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.

 Falls within JEDEC MO-178 Variation AB, except minimum lead width.

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



4093553-4/G 01/2007

NOTES:




- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- Falls within JEDEC MO-203 variation AB.

LAND PATTERN

DCK (R-PDSO-G6)

Example Board Layout

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).



4210356/A 07/09

NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2009, Texas Instruments Incorporated