

**Features**

- 256Kx8-bit Organization
- Address Access Time: 55, 90 ns
- Single 5V  $\pm$  10% Power Supply
- Sector Erase Mode Operation
- 16KB Boot Block (lockable)
- 512 bytes per Sector, 512 Sectors
  - Sector-Erase Cycle Time: 10ms (Max)
  - Byte-Write Cycle Time: 20 $\mu$ s (Max)
- Minimum 10,000 Erase-Program Cycles
- Low power dissipation
  - Active Read Current: 20mA (Typ)
  - Active Program Current: 30mA (Typ)
  - Standby Current: 100 $\mu$ A (Max)
- Hardware Data Protection
- Low  $V_{CC}$  Program Inhibit Below 3.5V
- Self-timed write/erase operations with end-of-cycle detection
  - $\overline{DATA}$  Polling
  - Toggle Bit
- CMOS and TTL Interface
- Available in two versions
  - V29C51002T (Top Boot Block)
  - V29C51002B (Bottom Boot Block)
- Packages:
  - 32-pin Plastic DIP
  - 32-pin TSOP-I
  - 32-pin PLCC

**Description**

The V29C51002T/V29C51002B is a high speed 262,144 x 8 bit CMOS flash memory. Writing or erasing the device is done with a single 5 Volt power supply. The device has separate chip enable  $\overline{CE}$ , write enable  $\overline{WE}$ , and output enable  $\overline{OE}$  controls to eliminate bus contention.

The V29C51002T/V29C51002B offers a combination of: Boot Block with Sector Erase/Write Mode. The end of write/erase cycle is detected by  $\overline{DATA}$  Polling of I/O<sub>7</sub> or by the Toggle Bit I/O<sub>6</sub>.


The V29C51002T/V29C51002B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. The device also supports full chip erase.

Boot block architecture enables the device to boot from a protected sector located either at the top (V29C51002T) or the bottom (V29C51002B). All inputs and outputs are CMOS and TTL compatible.




The V29C51002T/V29C51002B is ideal for applications that require updatable code and data storage.

**Device Usage Chart**

Operating Temperature Range	Package Outline			Access Time (ns)		Temperature Mark
	P	T	J	55	90	
0°C to 70°C	•	•	•	•	•	Blank




### Pin Configurations



### Pin Names

A <sub>0</sub> –A <sub>17</sub>	Address Inputs
I/O <sub>0</sub> –I/O <sub>7</sub>	Data Input/Output
CE	Chip Enable
OE	Output Enable
WE	Write Enable
V <sub>CC</sub>	5V ± 10% Power Supply
GND	Ground
NC	No Connect

**Functional Block Diagram**

51002-07

**Capacitance (1,2)**

Symbol	Parameter	Test Setup	Typ.	Max.	Units
$C_{IN}$	Input Capacitance	$V_{IN} = 0$	6	8	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0$	8	12	pF
$C_{IN2}$	Control Pin Capacitance	$V_{IN} = 0$	8	10	pF

**NOTE:**


1. Capacitance is sampled and not 100% tested.
2.  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $f = 1\text{ MHz}$ .

**Latch Up Characteristics<sup>(1)</sup>**

Parameter	Min.	Max.	Unit
Input Voltage with Respect to GND on $A_9$ , $\overline{OE}$	-1	+13	V
Input Voltage with Respect to GND on I/O, address or control pins	-1	$V_{CC} + 1$	V
$V_{CC}$ Current	-100	+100	mA

**NOTE:**

1. Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 5\text{V}$ , one pin at a time.

**AC Test Load**

**Absolute Maximum Ratings<sup>(1)</sup>**

Symbol	Parameter	Commercial	Unit
$V_{IN}$	Input Voltage (input or I/O pins)	-2 to +7	V
$V_{IN}$	Input Voltage ( $A_9$ pin, $\overline{OE}$ )	-2 to +13	V
$V_{CC}$	Power Supply Voltage	-0.5 to +5.5	V
$T_{STG}$	Storage Temperature (Plastic)	-65 to +125	°C
$T_{OPR}$	Operating Temperature	0 to +70	°C
$I_{OUT}$	Short Circuit Current <sup>(2)</sup>	200 (Max.)	mA

**NOTE:**

1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. No more than one output maybe shorted at a time and not exceeding one second long.

**DC Electrical Characteristics**

(over the commercial operating range)

Parameter Name	Parameter	Test Conditions	Min.	Max.	Unit
$V_{IL}$	Input LOW Voltage	$V_{CC} = V_{CC}$ Min.	—	0.8	V
$V_{IH}$	Input HIGH Voltage	$V_{CC} = V_{CC}$ Max.	2	—	V
$I_{IL}$	Input Leakage Current	$V_{IN} = GND$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max.	—	$\pm 1$	$\mu A$
$I_{OL}$	Output Leakage Current	$V_{OUT} = GND$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max.	—	$\pm 10$	$\mu A$
$V_{OL}$	Output LOW Voltage	$V_{CC} = V_{CC}$ Min., $I_{OL} = 2.1mA$	—	0.4	V
$V_{OH}$	Output HIGH Voltage	$V_{CC} = V_{CC}$ Min., $I_{OH} = -400\mu A$	2.4	—	V
$I_{CC1}$	Read Current	$\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ , all I/Os open, Address input = $V_{IL}/V_{IH}$ , at $f = 1/t_{RC}$ Min., $V_{CC} = V_{CC}$ Max.	—	40	mA
$I_{CC2}$	Write Current	$\overline{CE} = \overline{WE} = V_{IL}$ , $\overline{OE} = V_{IH}$ , $V_{CC} = V_{CC}$ Max.	—	50	mA
$I_{SB}$	TTL Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{IH}$ , $V_{CC} = V_{CC}$ Max.	—	2	mA
$I_{SB1}$	CMOS Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{CC} - 0.3V$ , $V_{CC} = V_{CC}$ Max.	—	100	$\mu A$
$V_H$	Device ID Voltage for $A_9$	$\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$	11.5	12.5	V
$I_H$	Device ID Current for $A_9$	$\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ , $A_9 = V_H$ Max.	—	50	$\mu A$

**AC Electrical Characteristics**



(over all temperature ranges)

**Read Cycle**



Parameter Name	Parameter	-55		-90		Unit
		Min.	Max.	Min.	Max.	
$t_{RC}$	Read Cycle Time	55	—	90	—	ns
$t_{AA}$	Address Access Time	—	55	—	90	ns
$t_{ACS}$	Chip Enable Access Time	—	55	—	90	ns
$t_{OE}$	Output Enable Access Time	—	25	—	45	ns
$t_{CLZ}$	$\bar{CE}$ Low to Output Active	0	—	0	—	ns
$t_{OLZ}$	$\bar{OE}$ Low to Output Active	0	—	0	—	ns
$t_{DF}$	$\bar{OE}$ or $\bar{CE}$ High to Output in High Z	0	30	0	40	ns
$t_{OH}$	Output Hold from Address Change	0	—	0	—	ns

**Program (Erase/Program) Cycle**



Parameter Name	Parameter	-55			-90			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$t_{WC}$	Write Cycle Time	55	—	—	90	—	—	ns
$t_{AS}$	Address Setup Time	0	—	—	0	—	—	ns
$t_{AH}$	Address Hold Time	35	—	—	45	—	—	ns
$t_{CS}$	$\bar{CE}$ Setup Time	0	—	—	0	—	—	ns
$t_{CH}$	$\bar{CE}$ Hold Time	0	—	—	0	—	—	ns
$t_{OES}$	$\bar{OE}$ Setup Time	0	—	—	0	—	—	ns
$t_{OEH}$	$\bar{OE}$ High Hold Time	0	—	—	0	—	—	ns
$t_{WP}$	$\bar{WE}$ Pulse Width	30	—	—	45	—	—	ns
$t_{WPH}$	$\bar{WE}$ Pulse Width High	20	—	—	30	—	—	ns
$t_{DS}$	Data Setup Time	25	—	—	30	—	—	ns
$t_{DH}$	Data Hold Time	0	—	—	0	—	—	ns
$t_{WHWH1}$	Programming Cycle	—	—	20	—	—	20	$\mu$ s
$t_{WHWH2}$	Sector Erase Cycle	—	—	10	—	—	10	ms
$t_{WHWH3}$	Chip Erase Cycle	—	2	—	—	2	—	sec

**Waveforms of Read Cycle****Waveforms of  $\overline{WE}$  Controlled-Program Cycle****NOTES:**

1. I/O<sub>7</sub>: The output is the complement of the data written to the device.
2. PA: The address of the memory location to be programmed.
3. PD: The data at the byte address to be programmed.

**Waveforms of CE Controlled-Program Cycle****Waveforms of Erase Cycle<sup>(1)</sup>****NOTES:**

1. PA: The address of the memory location to be programmed.
2. PD: The data at the byte address to be programmed.
3. SA: The sector address for Sector Erase.

**Waveforms of DATA Polling Cycle****Waveforms of Toggle Bit Cycle**

## ***Functional Description***

The V29C51002T/V29C51002B consists of 512 equally-sized sectors of 512 bytes each. The 16 KB lockable Boot Block is intended for storage of the system BIOS boot code. The boot code is the first piece of code executed each time the system is powered on or rebooted.

The V29C51002 is available in two versions: the V29C51002T with the Boot Block address starting from 3C000H to 3FFFFH, and the V29C51002B with the Boot Block address starting from 00000H to 3FFFFH.

## *Read Cycle*

A read cycle is performed by holding both  $\overline{CE}$  and  $\overline{OE}$  signals LOW. Data Out becomes valid only when these conditions are met. During a read cycle  $\overline{WE}$  must be HIGH prior to  $\overline{CE}$  and  $\overline{OE}$  going LOW.  $\overline{WE}$  must remain HIGH during the read operation for the read to complete (see Table 1).

## ***Output Disable***

Returning  $\overline{OE}$  or  $\overline{CE}$  HIGH, whichever occurs first will terminate the read operation and place the I/O pins in the HIGH-Z state.

## **Standby**

The device will enter standby mode when the  $\overline{CE}$  signal is HIGH. The I/O pins are placed in the HIGH-Z, independent of the  $\overline{OE}$  input state.

## ***Command Sequence***


The V29C51002T/V29C51002B does not provide the "reset" feature to return the chip to its normal state when an incomplete command sequence or an interruption has happened. In this case, normal operation (Read Mode) can be restored by issuing a "non-existent" command sequence, for example Address: 5555H, Data FFH.

**Table 1. Operation Modes Decoding**

Decoding Mode	CE	OE	WE	A <sub>0</sub>	A <sub>1</sub>	A <sub>9</sub>	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>9</sub>	READ
Byte Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>9</sub>	PD
Standby	V <sub>IH</sub>	X	X	X	X	X	HIGH-Z
Autoselect Device ID	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>H</sub>	CODE
Autoselect Manufacture ID	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>H</sub>	CODE
Enabling Boot Block Protection Lock	V <sub>IL</sub>	V <sub>H</sub>	V <sub>IL</sub>	X	X	V <sub>H</sub>	X
Disabling Boot Block Protection Lock	V <sub>H</sub>	V <sub>H</sub>	V <sub>IL</sub>	X	X	V <sub>H</sub>	X
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	HIGH-Z

**NOTES:**

1. X = Don't Care,  $V_{IH}$  = HIGH,  $V_{IL}$  = LOW,  $V_H$  = 12.5V Max.  
2. PD: The data at the byte address to be programmed.



### 16KB Boot Block = 32 Sectors

## Byte Write Cycle

The V29C51002T/V29C51002B is programmed on a byte-by-byte basis. The byte write operation is initiated by using a specific four-bus-cycle sequence: two unlock program cycles, a program setup command and program data program cycles (see Table 2).

During the byte write cycle, addresses are latched on the falling edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever is last. Data is latched on the rising edge of  $CE$  or  $WE$ , whichever is first. The byte write cycle can be  $\overline{CE}$  controlled or  $\overline{WE}$  controlled.

### **Sector Erase Cycle**

The V29C51002T/V29C51002B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. Sector erase operation is initiated by using a specific six-bus-cycle sequence: Two unlock program cycles, a setup command, two additional unlock program cycles,

**Table 2. Command Codes**

Command Sequence	First Bus Program Cycle		Second Bus Program Cycle		Third Bus Program Cycle		Fourth Bus Program Cycle		Fifth Bus Program Cycle		Six Bus Program Cycle	
	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read	XXXXH	F0H										
Read	5555H	AAH	2AAAH	55H	5555H	F0H	RA(1)	RD(2)				
Autoselect Mode	5555H	AAH	2AAAH	55H	5555H	90H	See table 3 for detail.					
Byte Program	5555H	AAH	2AAAH	55H	5555H	A0H	PA	PD(4)				
Chip Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Sector Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA(5)	30H

**NOTES:**

1. RA: Read Address
2. RD: Read Data
3. PA: The address of the memory location to be programmed.
4. PD: The data at the byte address to be programmed.
5. SA(5): Sector Address

and the sector erase command (see Table 2). A sector must be first erased before it can be re-written. While in the internal erase mode, the device ignores any program attempt into the device. The internal erase completion can be determined via DATA polling or toggle bit status.

The V29C51002T/V29C51002B is shipped fully erased (all bits = 1).

**Chip Erase Cycle**

The V29C51002T/V29C51002B features a chip-erase operation. The chip erase operation is initiated by using a specific six-bus-cycle sequence: two unlock program cycles, a setup command, two additional unlock program cycles, and the chip erase command (see Table 2).

The automatic erase begins on the rising edge of the last  $\overline{WE}$  or  $\overline{CE}$  pulse in the command sequence and terminates when the data on DQ7 is "1".

**Program Cycle Status Detection**

There are two methods for determining the state of the V29C51002T/V29C51002B during a program (erase/write) cycle: DATA Polling (I/O<sub>7</sub>) and Toggle Bit (I/O<sub>6</sub>).

**DATA Polling (I/O<sub>7</sub>)**

The V29C51002T/V29C51002B features DATA polling to indicate the end of a program cycle. When the device is in the program cycle, any attempt to read the device will receive the complement of the loaded data on I/O<sub>7</sub>. Once the program cycle is completed, I/O<sub>7</sub> will show true

data, and the device is then ready for the next cycle.

**Toggle Bit (I/O<sub>6</sub>)**

The V29C51002T/V29C51002B also features another method for determining the end of a program cycle. When the device is in the program cycle, any attempt to read the device will result in I/O<sub>6</sub> toggling between 1 and 0. Once the program is completed, the toggling will stop. The device is then ready for the next operation. Examining the toggle bit may begin at any time during a program cycle.

**Boot Block Protection Enabling/Disabling**

The V29C51002T/V29C51002B features hardware Boot Block Protection. The boot block sector protection is enabled when high voltage (12.5V) is applied to  $\overline{OE}$  and A9 pins with  $\overline{CE}$  pin LOW and  $\overline{WE}$  pin LOW. The sector protection is disabled when high voltage is applied to  $\overline{OE}$ ,  $\overline{CE}$  and A9 pins with  $\overline{WE}$  pin LOW. Other pins can be HIGH or LOW. This is shown in table 1.

**Autoselect Mode**

The V29C51002T/V29C51002B features an Autoselect mode to identify boot block locking status, device ID and manufacturer ID.

Entering Autoselect mode is accomplished by applying a high voltage (VH) to the A9 Pin, or through a sequence of commands (as shown in table 2). Device will exit this mode once high voltage on A9 is removed or another command is loaded into the device.

**Boot Block Protection Status**

In Autoselect mode, performing a read at address location 3CXX2H (V29C51002T) or 0CXX2H (V29C51002B) will indicate boot block protection status. If the data is 01H, the boot block is protected. If the data is 00H, the boot block is unprotected. This is also shown in table 3.

**Device ID**

In Autoselect mode, performing a read at address XXX1H will determine whether the device is a Top Boot Block device or a Bottom Boot Block device. If the data is 02H, the device is a Top Boot Block. If the data is A2H, the device is a Bottom Boot Block device (see Table 3).

**Manufacturer ID**

In Autoselect mode, performing a read at address XXXX0H will determine the manufacturer ID. 40H is the manufacturer code for Mosel Vitelic Flash.

**Hardware Data Protection**

*V<sub>CC</sub> Detection:* the program operation is inhibited when V<sub>CC</sub> is less than 3.5V.

*Noise Protection:* a CE or WE pulse of less than 5ns will not initiate a program cycle.



*Program Inhibit:* holding any one of  $\overline{OE}$  LOW,  $\overline{CE}$  HIGH or  $\overline{WE}$  HIGH inhibits a program cycle.



**Table 3. Autoselect Decoding**

Decoding Mode	Boot Block	Address				Data I/O <sub>0</sub> –I/O <sub>7</sub>
		A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub> –A <sub>13</sub>	A <sub>14</sub> –A <sub>17</sub>	
Boot Block Protection	Top	V <sub>IL</sub>	V <sub>IH</sub>	X	V <sub>IH</sub>	01H: protected
	Bottom	V <sub>IL</sub>	V <sub>IH</sub>	X	V <sub>IL</sub>	00H: unprotected
Device ID	Top	V <sub>IH</sub>	V <sub>IL</sub>	X	X	02H
	Bottom					A2H
Manufacture ID		V <sub>IL</sub>	V <sub>IL</sub>	X	X	40H

**NOTE:**

1. X = Don't Care, V<sub>IH</sub> = HIGH, V<sub>IL</sub> = LOW.



**Byte Program Algorithm****Chip/Sector Erase Algorithm**

**DATA Polling Algorithm****Toggle Bit Algorithm**

51002-17


**NOTE:**

1. PBA: The byte address to be programmed.

**Package Diagrams****32-pin Plastic DIP****32-pin PLCC**

## 32-pin TSOP-I

Units in inches



**U.S.A.**

3910 NORTH FIRST STREET  
 SAN JOSE, CA 95134  
 PHONE: 408-433-6000  
 FAX: 408-433-0952

**HONG KONG**

19 DAI FU STREET  
 TAIPO INDUSTRIAL ESTATE  
 TAIPO, NT, HONG KONG  
 PHONE: 852-2666-3307  
 FAX: 852-2770-8011

**TAIWAN**

7F, NO. 102  
 MIN-CHUAN E. ROAD, SEC. 3  
 TAIPEI  
 PHONE: 886-2-2545-1213  
 FAX: 886-2-2545-1209

NO 19 LI HSIN ROAD  
 SCIENCE BASED IND. PARK  
 HSIN CHU, TAIWAN, R.O.C.  
 PHONE: 886-3-579-5888  
 FAX: 886-3-566-5888

**SINGAPORE**

10 ANSON ROAD #23-13  
 INTERNATIONAL PLAZA  
 SINGAPORE 079903  
 PHONE: 65-3231801  
 FAX: 65-3237013

**JAPAN**

ONZE 1852 BUILDING 6F  
 2-14-6 SHINTOMI, CHUO-KU  
 TOKYO 104-0041  
 PHONE: 03-3537-1400  
 FAX: 03-3537-1402

**UK & IRELAND**

SUITE 50, GROVEWOOD  
 BUSINESS CENTRE  
 STRATHCLYDE BUSINESS  
 PARK  
 BELLSHILL, LANARKSHIRE,  
 SCOTLAND, ML4 3NQ  
 PHONE: 44-1698-748515  
 FAX: 44-1698-748516

**GERMANY  
 (CONTINENTAL  
 EUROPE & ISRAEL)**

BENZSTRASSE 32  
 71083 HERRENBERG  
 GERMANY  
 PHONE: +49 7032 2796-0  
 FAX: +49 7032 2796 22

**U.S. SALES OFFICES****NORTHWESTERN**

3910 NORTH FIRST STREET  
 SAN JOSE, CA 95134  
 PHONE: 408-433-6000  
 FAX: 408-433-0952

**SOUTHWESTERN**

302 N. EL CAMINO REAL #200  
 SAN CLEMENTE, CA 92672  
 PHONE: 949-361-7873  
 FAX: 949-361-7807

**CENTRAL,  
 NORTHEASTERN &  
 SOUTHEASTERN**

604 FIELDWOOD CIRCLE  
 RICHARDSON, TX 75081  
 PHONE: 972-690-1402  
 FAX: 972-690-0341

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.