SCCS020A - MARCH 1995 - REVISED OCTOBER 2001


- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Fully Compatible With TTL Input and Output Logic Levels
- CY54FCT273T
 - 32-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT273T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current

description


The 'FCT273T devices consist of eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered-clock (CP) and master-reset (MR) inputs load and reset all flip-flops simultaneously. These devices are edge-triggered registers. The state of each D input (one setup time before the low-to-high clock transition) is transferred to the corresponding flip-flop's Q output. All outputs are forced low by a low logic level on the MR input.

This device is fully specified for partial-power-down applications using $I_{\rm off}$. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

CY54FCT273T...D PACKAGE CY74FCT273T...Q OR SO PACKAGE (TOP VIEW)



CY54FCT273T . . . L PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PACI	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP – Q	Tape and reel	5.8	CY74FCT273CTQCT	FCT273C
	SOIC - SO	Tube	5.8	CY74FCT273CTSOC	FCT273C
	3010 - 30	Tape and reel	5.8	CY74FCT273CTSOCT	FC1273C
	QSOP – Q	Tape and reel	7.2	CY74FCT273ATQCT	FCT273A
–40°C to 85°C	SOIC - SO	Tube	7.2	CY74FCT273ATSOC	FCT273A
	3010 = 30	Tape and reel	7.2	CY74FCT273ATSOCT	FC1273A
	QSOP – Q	Tape and reel	13	CY74FCT273TQCT	FCT273
	SOIC - SO	Tube	13	CY74FCT273TSOC	FCT273
	3010 - 30	Tape and reel	13	CY74FCT273TSOCT	FG1273
–55°C to 125°C	LCC – L	Tube	8.3	CY54FCT273ATLMB	


T Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUTS		OUTPUT	OPERATING
MR	CP	D	Q	MODE
L	Х	Х	L	Reset (clear)
Н	1	h	Н	Load '1'
Н	1	ı	L	Load '0'

H = High logic level steady state, h = High logic level onesetup time prior to low-to-high clock transition, L = Low logic level steady state, I = Low logic level one setup time prior to the low-to-high transition, X = Don't care, $\uparrow = Low-to-high$ clock transition

logic diagram (positive logic)



SCCS020A - MARCH 1995 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): Q package	68°C/W
SO package	
Ambient temperature range with power applied, T _A	
Storage temperature range, T _{stg}	-65° C to 150° C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		CY!	54FCT27	3T	CY7	74FCT27	3T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			8.0			0.8	V
ІОН	High-level output current			-12			-32	mA
loL	Low-level output current			32			64	mA
T _A	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

SCCS020A - MARCH 1995 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEST SOMBITIO	NO.	CY	54FCT27	73T	CY	74FCT27	'3T	
PARAMETER		TEST CONDITIO	NS	MIN	TYP	MAX	MIN	TYP [†]	MAX	UNIT
V	V _C C = 4.5 V,	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2				٧
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{IN} = -18 \text{ mA}$						-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$		2.4	3.3					
Voн	V _{CC} = 4.75 V	$I_{OH} = -32 \text{ mA}$					2			V
	VCC = 4.75 V	$I_{OH} = -15 \text{ mA}$					2.4	3.3		
Voi	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 32 \text{ mA}$			0.3	0.55				V
VOL	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 64 \text{ mA}$						0.3	0.55	V
V_{hys}	All inputs				0.2			0.2		V
1.	$V_{CC} = 5.5 V$,	VIN = VCC				5				μΑ
ΙΙ	$V_{CC} = 5.25 \text{ V},$	VIN = VCC							5	μΑ
1	$V_{CC} = 5.5 \text{ V},$	$V_{1N} = 2.7 \text{ V}$				±1				μА
IH	$V_{CC} = 5.25 \text{ V},$	$V_{1N} = 2.7 \text{ V}$							±1	μΛ
1	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 0.5 V$				±1				μΑ
IIL	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$							±1	μΛ
l _{off}	$V_{CC} = 0 V$	V _{OUT} = 4.5 V				±1			±1	μΑ
los‡	$V_{CC} = 5.5 \text{ V},$	VOUT = 0 V		-60	-120	-225				mA
ios+	$V_{CC} = 5.25 \text{ V},$	VOUT = 0 V					-60	-120	-225	IIIA
loo	$V_{CC} = 5.5 V$,	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				mA
Icc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	IIIA
Aloo	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN}$	= 3.4 V\$, f ₁ = 0, O	utputs open		0.5	2				mA
∆ICC	V _C C = 5.25 V, V _I N	$_{\text{N}} = 3.4 \text{ V}, f_{1} = 0, O$	utputs open					0.5	2	IIIA

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, $\ensuremath{\text{IOS}}$ tests should be performed last.

 $[\]$ Per TTL-driven input ($V_{IN} = 3.4 \text{ V}$); all other inputs at V_{CC} or GND

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED		TEST COMPLETION	c	CY	54FCT27	73T	CY	74FCT27	'3T	LIAUT
PARAMETER		TEST CONDITION	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
loop¶		tputs open, g at 50% duty cycle, M N ≥ VCC – 0.2 V	R = V _{CC} ,		0.06	0.12				mA/
ICCD¶	$V_{CC} = 5.25 \text{ V, O}$ One bit switching $V_{IN} \le 0.2 \text{ V or V}_{I}$	g at 50% duty cycle, M	$\overline{R} = V_{CC}$,					0.06	0.12	MHz
	V _{CC} = 5.5 V,	One bit switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	$f_0 = 10 \text{ MHz},$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4				
	Outputs open, MR = V _{CC}	Eight bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2				
I _C #		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.9	12.2				mA
I IC	V _{CC} = 5.25 V,	One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	ША
	$f_0 = 10 \text{ MHz},$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1.2	3.4	
	Outputs open, MR = V _{CC}	Eight bits switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1.6	3.2	
		at 50% duty cycle	V _{IN} = 3.4 V or GND					3.9	12.2	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Where:

 $\begin{array}{ll} I_C & = \mbox{Total supply current} \\ I_{CC} & = \mbox{Power-supply current with CMOS input levels} \end{array}$

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero

= Input signal frequency

= Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.

This parameter is derived for use in total power-supply calculations.

 $^{^{\#}}$ IC = ICC + \triangle ICC \times D_H \times N_T + ICCD ($f_0/2 + f_1 \times N_1$)

CY54FCT273T, CY74FCT273T 8-BIT REGISTERS

SCCS020A - MARCH 1995 - REVISED OCTOBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


			CY74FC	T273T	CY54FCT	273AT	CY74FCT273AT		CY74FCT273CT		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulco duration, high or low	СР	6		6		6		6		no
t _W	Pulse duration, high or low	MR	6		6		6		6		ns
t _{su}	Setup time, high or low	D before CP↑	2		2		2		2		ns
th	Hold time, high or low	D after CP↑	1.5		1.5		1.5		1.5		ns
t _{rec}	Recovery time	MR after CP↑	2		2.5	_	2		2		ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T273T	CY54FC	Г273АТ	CY74FC	Г273АТ	CY74FC1	Г273CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	СР	Q	2	13	2	8.3	2	7.2	2	5.8	no
^t PHL	C	g	2	13	2	8.3	2	7.2	2	5.8	ns
^t PLH	MR	0	2	13	2	8.3	2	7.2	2	6.1	no
^t PHL	IVIK	Q	2	13	2	8.3	2	7.2	2	6.1	ns



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com

17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9221503M2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9221503M2A CY54FCT 273ATLMB
5962-9221503MRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9221503MR A
CY54FCT273ATLMB	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9221503M2A CY54FCT 273ATLMB
CY74FCT273ATQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT273A
CY74FCT273ATQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT273A
CY74FCT273ATQCTG4	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT273A
CY74FCT273ATQCTG4.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT273A
CY74FCT273ATSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT273A
CY74FCT273ATSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT273A
CY74FCT273ATSOCT	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT273A
CY74FCT273ATSOCT.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT273A
CY74FCT273CTQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT273C
CY74FCT273CTQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT273C
CY74FCT273CTSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT273C
CY74FCT273CTSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT273C
CY74FCT273TQCT	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT273
CY74FCT273TQCT.B	Active	Production	SSOP (DBQ) 20	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT273
CY74FCT273TSOC	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT273
CY74FCT273TSOC.B	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT273
CY74FCT273TSOCT	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT273
CY74FCT273TSOCT.B	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT273

⁽¹⁾ Status: For more details on status, see our product life cycle.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT273ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT273ATQCTG4	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT273ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT273CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT273TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT273TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1



www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT273ATQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT273ATQCTG4	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT273ATSOCT	SOIC	DW	20	2000	356.0	356.0	45.0
CY74FCT273CTQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT273TQCT	SSOP	DBQ	20	2500	353.0	353.0	32.0
CY74FCT273TSOCT	SOIC	DW	20	2000	356.0	356.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9221503M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
CY54FCT273ATLMB	FK	LCCC	20	55	506.98	12.06	2030	NA
CY74FCT273ATSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT273ATSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT273CTSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT273CTSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT273TSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT273TSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated