

74VHC374 • 74VHCT374

Octal D Flip-Flop with TRI-STATE® Outputs

General Description

The VHC/VHCT374 is an advanced high speed CMOS octal flip-flop with TRI-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input ($\overline{OE}$). When the $\overline{OE}$ input is high, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V–7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.


Features

- High noise immunity:
VHC $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min)
VHCT $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- Power down protection:
VHC inputs only
VHCT inputs and outputs
- Low noise:
VHC $V_{OLP} = 0.6V$ (typ)
VHCT $V_{OLP} = 0.8V$ (typ)
- Low power dissipation:
 $I_{CC} = 4 \mu A$ (Max) @ $T_A = 25^\circ C$
- Balanced propagation delays: $t_{PLH} \approx t_{PHL}$
- Pin and function compatible with 74HC/HCT374


Commercial	Package Number	Package Description
74VHC374M	M20B	20-Lead Molded JEDEC SOIC
74VHC374SJ	M20D	20-Lead Molded EIAJ SOIC
74VHC374MSC	MSC20	20-Lead Molded EIAJ Type 1 SSOP
74VHC374MTC	MTC20	20-Lead Molded JEDEC Type 1 TSSOP
74VHC374N	N20A	20-Lead Molded DIP
74VHCT374M	M20B	20-Lead Molded JEDEC SOIC
74VHCT374SJ	M20D	20-Lead Molded EIAJ SOIC
74VHCT374MTC	MTC20	20-Lead Molded JEDEC Type 1 TSSOP
74VHCT374N	N20A	20-Lead Molded DIP

Note: Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. EIAJ Type 1 SSOP available on Tape and Reel only, order MSCX.

Logic Symbol



Connection Diagram



Pin Names	Description
D ₀ –D ₇	Data Inputs
CP	Clock Pulse Input
$\overline{OE}$	TRI-STATE Output Enable Input
O ₀ –O ₇	TRI-STATE Outputs

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Functional Description


The 'VHC/'VHCT374 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ($\overline{OE}$) LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{OE}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{OE}$ input does not affect the state of the flip-flops.

Truth Table

Inputs			Outputs
D_n	CP	$\overline{OE}$	O_n
H		L	H
L		L	L
X	X	H	Z

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance
 = LOW-to-HIGH Transition

Logic Diagram



TL/F/11538-3

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Input Voltage (V_{IN})	−0.5V to +7.0V
DC Output Voltage (V_{OUT})	
VHC	−0.5V to V_{CC} + 0.5V
VHCT*	−0.5V to +7.0V
Input Diode Current (I_{IK})	−20 mA
Output Diode Current (VHC)	±20 mA
(VHCT)	−20 mA
DC Output Current (I_{OUT})	±25 mA
DC V_{CC} /GND Current (I_{CC})	±75 mA
Storage Temperature (T_{STG})	−65°C to +150°C
Lead Temperature (T_L)	
(Soldering, 10 seconds)	260°C

* $V_{OUT} > V_{CC}$ only if output is in H or Z state.

Note 1: *Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation outside databook specifications.*

Recommended Operating Conditions

Supply Voltage (V_{CC})	
VHC	2.0V to +5.5V
VHCT	4.5V to +5.5V
Input Voltage (V_{IN})	0V to +5.5V
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_{OPR})	
74 VHC/VHCT	−40°C to +85°C
Input Rise and Fall Time (t_r , t_f)	
$V_{CC} = 3.3V \pm 0.3V$ (VHC only)	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

DC Characteristics for 'VHC Family Devices

Symbol	Parameter	V _{CC} (V)	74VHC			74VHC		Units	Conditions	
			T _A = 25°C			T _A = −40°C to +85°C				
			Min	Typ	Max	Min	Max			
V _{IH}	High Level Input Voltage	2.0 3.0–5.5	1.50 0.7 V _{CC}			1.50 0.7 V _{CC}		V		
V _{IL}	Low Level Input Voltage	2.0 3.0–5.5	0.50 0.3 V _{CC}			0.50 0.3 V _{CC}		V		
V _{OH}	High Level Output Voltage	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V	V _{IN} = V _{IH} or V _{IL}	I _{OH} = −50 μA
		3.0 4.5	2.58 3.94			2.48 3.80		V		I _{OH} = −4 mA I _{OH} = −8 mA
V _{OL}	Low Level Output Voltage	2.0 3.0 4.5	0.0 0.0 0.0			0.1 0.1 0.1		V	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 50 μA
		3.0 4.5	0.36 0.36			0.50 0.44		V		I _{OL} = 4 mA I _{OL} = 8 mA
I _{OZ}	TRI-STATE Output Off-State Current	5.5	±0.25			±2.5		μA	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	
I _{IN}	Input Leakage Current	0–5.5	±0.1			±1.0		μA	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5	4.0			40.0		μA	V _{IN} = V _{CC} or GND	

DC Characteristics for 'VHC Family Devices:

Symbol	Parameter	V _{CC} (V)	74VHC		Units	Conditions
			T _A = 25°C			
			Typ	Limits		
**V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	0.6	0.9	V	C _L = 50 pF
**V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	−0.6	−0.9	V	C _L = 50 pF
**V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0		3.5	V	C _L = 50 pF
**V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF

**Parameter guaranteed by design.

DC Characteristics for 'VHCT Family Devices

Symbol	Parameter	V _{CC} (V)	74VHCT			74VHCT		Units	Conditions	
			T _A = 25°C			T _A = −40°C to +85°C				
			Min	Typ	Max	Min	Max			
V _{IH}	High Level Input Voltage	4.5 5.5	2.0 2.0			2.0 2.0		V		
V _{IL}	Low Level Input Voltage	4.5 5.5	0.8 0.8			0.8 0.8		V		
V _{OH}	High Level Output Voltage	4.5	3.15 3.65			3.15		V	V _{IN} = V _{IH} or V _{IL}	I _{OH} = −50 μA
			2.5			2.4		V		I _{OH} = −8 mA
V _{OL}	Low Level Output Voltage	4.5	0.0 0.1			0.1		V	V _{IN} = V _{IH} or V _{IL}	I _{OH} = −50 μA
			0.36			0.44		V		I _{OH} = −8 mA
I _{OZ}	TRI-STATE Output Off-State Current	5.5	±0.25			±2.5		μA	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	
I _{IN}	Input Leakage Current	0–5.5	±0.1			±1.0		μA	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5	4.0			40.0		μA	V _{IN} = V _{CC} or GND	
I _{CCT}	Maximum I _{CC} /Input	5.5	1.35			1.50		mA	V _{IN} = 3.4V Other Inputs = V _{CC} or GND	
I _{OPD}	Output Leakage Current (Power Down State)	0.0	±0.5			+ 5.0		μA	V _{OUT} = 5.5V	

DC Characteristics for 'VHCT Family Devices:

Symbol	Parameter	V _{CC} (V)	74VHCT		Units	Conditions
			T _A = 25°C			
			Typ	Limits		
**V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	0.8	1.2	V	C _L = 50 pF
**V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	−0.8	−1.2	V	C _L = 50 pF
**V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF
**V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF

**Parameter guaranteed by design.

AC Electrical Characteristics for 'VHC Family Devices

Symbol	Parameter	V _{CC} (V)	74VHC			74VHC		Units	Conditions	
			T _A = 25°C			T _A = −40°C to +85°C				
			Min	Typ	Max	Min	Max			
t _{PLH} t _{PHL}	Propagation Delay Time (CP to O _N)	3.3 ± 0.3	8.1	12.7	1.0	15.0	ns		C _L = 15 pF	
			10.6	16.2	1.0	18.5			C _L = 50 pF	
		5.0 ± 0.5	5.4	8.1	1.0	9.5	ns		C _L = 15 pF	
			6.9	10.1	1.0	11.5			C _L = 50 pF	
t _{PZL} t _{PZH}	TRI-STATE Output Enable Time	3.3 ± 0.3	7.1	11.0	1.0	13.0	ns	R _L = 1 kΩ	C _L = 15 pF	
			9.6	14.5	1.0	16.5			C _L = 50 pF	
		5.0 ± 0.5	5.1	7.6	1.0	9.0	ns		C _L = 15 pF	
			6.6	9.6	1.0	11.0			C _L = 50 pF	
t _{PLZ} t _{PHZ}	TRI-STATE Output Disable Time	3.3 ± 0.3	10.2	14.0	1.0	16.0	ns	R _L = 1 kΩ	C _L = 50 pF	
		5.0 ± 0.5	6.1	8.8	1.0	10.0			C _L = 50 pF	
t _{OSLH} t _{OSHL}	Output to Output Skew	3.3 ± 0.3	1.5			1.5	ns	(Note 1)	C _L = 50 pF	
		5.0 ± 0.5	1.0			1.0			C _L = 50 pF	
f _{MAX}	Maximum Clock Frequency	3.3 ± 0.3	80	130	70		MHz		C _L = 15 pF	
			55	85	50				C _L = 50 pF	
		5.0 ± 0.5	130	185	110				C _L = 15 pF	
			85	120	75				C _L = 50 pF	
C _{IN}	Input Capacitance		4	10	10		pF	V _{CC} = Open		

AC Electrical Characteristics for 'VHC Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74VHC			Units	Conditions
			T _A = 25°C				
			Min	Typ	Max		
C _{OUT}	Output Capacitance		6			pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance		32			pF	(Note 2)

Note 1: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH\ max} - t_{PLH\ min}|$; $t_{OSHL} = |t_{PHL\ max} - t_{PHL\ min}|$

Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC\ (opr.)} = C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 12n.

AC Operating Requirements for 'VHC Family Devices

Symbol	Parameter	V _{CC} (V)	74VHC			74VHC		Units	Conditions
			T _A = 25°C			T _A = −40°C to +85°C			
			Min	Typ	Max	Min	Max		
t _{W(H)} t _{W(L)}	Minimum Pulse Width (CP)	3.3 ± 0.3	5.0			5.5		ns	
		5.0 ± 0.5	5.0			5.0			
t _S	Minimum Set-Up Time	3.3 ± 0.3	4.5			4.5		ns	
		5.0 ± 0.5	3.0			3.0			
t _H	Minimum Hold Time	3.3 ± 0.3	2.0			2.0			
		5.0 ± 0.5	2.0			2.0			

AC Electrical Characteristics for 'VHCT Family Devices

Symbol	Parameter	V _{CC} (V)	74VHCT			74VHCT		Units	Conditions	
			T _A = 25°C			T _A = −40°C to +85°C				
			Min	Typ	Max	Min	Max			
t _{PLH} t _{PHL}	Propagation Delay Time	5.0 ± 0.5	5.6	9.4	1.0	10.5	ns		C _L = 15 pF	
			6.4	10.4	1.0	11.5			C _L = 50 pF	
t _{PZL} t _{PZH}	TRI-STATE Output Enable Time	5.0 ± 0.5	6.5	10.2	1.0	11.5	ns	R _L = 1 kΩ	C _L = 15 pF	
			7.3	11.2	1.0	12.5			C _L = 50 pF	
t _{PLZ} t _{PHZ}	TRI-STATE Output Disable Time	5.0 ± 0.5	7.0	11.2	1.0	12.0	ns	R _L = 1 kΩ	C _L = 50 pF	
t _{OSLH} t _{OSHL}	Output to Output Skew	5.0 ± 0.5	1.0			1.0		(Note 1)		
f _{MAX}	Maximum Clock Frequency	5.0 ± 0.5	90	140	80		MHz		C _L = 15 pF	
			85	130	75				C _L = 50 pF	
C _{IN}	Input Capacitance		4	10	10		pF	V _{CC} = Open		

AC Electrical Characteristics for 'VHCT Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74VHCT			Units	Conditions
			T _A = 25°C				
			Min	Typ	Max		
C _{OUT}	Output Capacitance		9			pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance		27			pF	(Note 2)

Note 1: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH\ max} - t_{PLH\ min}|$; $t_{OSHL} = |t_{PHL\ max} - t_{PHL\ min}|$


Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC\ (opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per F/F).

AC Operating Requirements for 'VHCT Family Devices

Symbol	Parameter	V _{CC} (V)	74VHCT			74VHCT		Units	Conditions
			T _A = 25°C			T _A = −40°C to +85°C			
			Min	Typ	Max	Min	Max		
t _{W(H)} t _{W(L)}	Minimum Pulse Width (CP)	5.0 ± 0.5	6.5			6.5		ns	
t _S	Minimum Set-up Time	5.0 ± 0.5	2.5			2.5		ns	
t _h	Minimum Hold Time	5.0 ± 0.5	2.5			2.5			


Ordering Information

The device number is used to form part of a simplified purchasing code, where the package type and temperature range are defined as follows:




TL/F/11538-5

Physical Dimensions inches (millimeters)




20-Lead Small Outline Integrated Circuit—JEDEC SOIC (M)
Order Number 74VHC374M, 74VHC374MX, 74VHCT374M or 74VHCT374MX
NS Package Number M20B




20-Lead Plastic EIAJ SOIC (SJ)
Order Number 74VHC374SJ, 74VHC374SJX, 74VHCT374SJ or 74VHCT374SJX
NS Package Number M20D

Physical Dimensions millimeters (Continued)




20-Lead Shrink Small Outline EIAJ SSOP Type I (MSC)
Order Number 74VHC374MSCX
NS Package Number MSC20

Physical Dimensions inches (millimeters) (Continued)



20-Lead Plastic JEDEC TSSOP Type 1 (MTC)
Order Number 74VHC374MTC, 74VHC374MTCX, 74VHCT374MTC or 74VHCT374MTCX
NS Package Number MTC20

Physical Dimensions inches (millimeters) (Continued)



20-Lead (0.300" Wide) Molded Dual-In-Line Package
Order Number 74VHCT374N
NS Package Number N20A

N20A (REV G)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: (800) 272-9959
Fax: (800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
19th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.