

# 256-Kbit (32K × 8) Static RAM

#### **Features**

- Temperature range
  □ -40 °C to 85 °C
- Pin and function compatible with CY7C199C
- High speed

  □ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 80 mA at 10 ns
- Low CMOS standby power
  □ I<sub>SB2</sub> = 3 mA
- 2.0 V data retention
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed/power
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- Available in Pb-free 28-pin 300-Mil-wide molded small outline J-lead package (SOJ) and 28-pin thin small outline package (TSOP) I packages

#### **Functional Description**

The CY7C199D is a high performance CMOS static RAM organized as 32,768 words by 8-bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\text{CE}}$ ), an active LOW output enable ( $\overline{\text{OE}}$ ) and tri-state drivers. This device has an automatic power-down feature, reducing the power consumption when deselected. The input and output pins (I/O $_0$  through I/O $_7$ ) are placed in a high impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW).


Write to the device by taking chip enable  $(\overline{CE})$  and write enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>14</sub>).

Read from the device by taking chip enable  $\overline{(CE)}$  and output enable  $\overline{(OE)}$  LOW while forcing write enable  $\overline{(WE)}$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the I/O pins.

The CY7C199D device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

## **Logic Block Diagram**





### **Contents**

Pin Configurations	3
Selection Guide	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	10
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	



### **Pin Configurations**

Figure 1. 28-pin SOJ pinout (Top View)





Figure 2. 28-pin TSOP I pinout (Top View)



### **Selection Guide**

Description	-10 (Industrial)	Unit
Maximum access time	10	ns
Maximum operating current	80	mA
Maximum CMOS standby current	3	mA



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Ambient temperature

with power applied ......-55 °C to +125 °C

Supply voltage

on  $V_{CC}$  to relative GND  $^{[1]}$  .....-0.5 V to +6.0 V

DC voltage applied to outputs

in high Z State [1] ......–0.5 V to V<sub>CC</sub> + 0.5 V

DC input voltage [1]	–0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	> 2,001 V
Latch-up current	> 140 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	Speed
Industrial	–40 °C to +85 °C	$5~V\pm0.5~V$	10 ns

### **Electrical Characteristics**

Over the operating range

D	Dona saladi sa	Tank One diking a		CY7C1	99D-10	11!4
Parameter	Description	Test Conditions	lest Conditions		Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -4.0 mA		2.4	_	V
		I <sub>OH</sub> = -0.1mA		_	3.4 <sup>[2]</sup>	
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 8.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH voltage [1]			2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage [1]					V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	+1	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$ , output disabled		-1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC} = V_{CC(max)}$ , $I_{OUT} = 0$ mA,	100 MHz	_	80	mA
		$f = f_{\text{max}} = 1/t_{\text{RC}}$	83 MHz	_	72	mA
			66 MHz	_	58	mA
			40 MHz	_	37	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL Inputs	$V_{CC} = V_{CC(max)}, \overline{CE} \ge V_{IH},$ $V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f = f_{max}$		_	10	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS Inputs	$V_{CC} = V_{CC(max)}, \overline{CE} \ge V_{CC} - 0.3 \text{ V}, \ V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V, f} = 0.3 \text{ V}$	)	-	3	mA

Document Number: 38-05471 Rev. \*M Page 4 of 16

V<sub>IL.(min)</sub> = -2.0 V and V<sub>IH.(max)</sub> = V<sub>CC</sub> + 1 V for pulse durations of less than 5 ns.
 Please note that the maximum V<sub>OH</sub> limit does not exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.



### Capacitance


Parameter [3]	Description	scription Test Conditions		Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	8	pF
C <sub>OUT</sub>	Output capacitance		8	pF


### **Thermal Resistance**

Parameter [3]	Description	Test Conditions	28-pin SOJ	28-pin TSOP I	Unit
U/A		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.16	54.65	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		40.84	21.49	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [4]





- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. AC characteristics (except high Z) are tested using the load conditions shown in Figure 3 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 3 (c).




### **Data Retention Characteristics**

Over the operating range

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		2.0	_	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	_	3	mA
t <sub>CDR</sub> <sup>[5]</sup>	Chip deselect to data retention time		0	_	ns
t <sub>R</sub> <sup>[6]</sup>	Operation recovery time		15	_	ns

### **Data Retention Waveform**





<sup>Notes
5. Tested initially and after any design or process changes that may affect these parameters.
6. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 50 μs or stable at V<sub>CC(min)</sub> ≥ 50 μs.</sup> 



## **Switching Characteristics**

Over the operating range


Parameter [7]	Description	CY7C1	CY7C199D-10	
Parameter 11	Description	Min	Max	Unit
Read Cycle			•	
t <sub>power</sub> [8]	V <sub>CC(typical)</sub> to the first access	100	_	μS
t <sub>RC</sub>	Read cycle time	10	_	ns
t <sub>AA</sub>	Address to data valid	-	10	ns
t <sub>OHA</sub>	Data hold from address change	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	-	10	ns
t <sub>DOE</sub>	OE LOW to data valid	-	5	ns
t <sub>LZOE</sub> [9]	OE LOW to low Z	0	_	ns
t <sub>HZOE</sub> [9, 10]	OE HIGH to high Z	-	5	ns
t <sub>LZCE</sub> [9]	CE LOW to low Z	3	_	ns
t <sub>HZCE</sub> [9, 10]	CE HIGH to high Z	_	5	ns
t <sub>PU</sub> [11]	CE LOW to power-up	0	_	ns
t <sub>PD</sub> [11]	CE HIGH to power-down	-	10	ns
Write Cycle [12	, 13]	·		
t <sub>WC</sub>	Write cycle time	10	_	ns
t <sub>SCE</sub>	CE LOW to write end	7	_	ns
t <sub>AW</sub>	Address setup to write end	7	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	7	_	ns
t <sub>SD</sub>	Data setup to write end	6	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub> [9]	WE LOW to high Z	-	5	ns
t <sub>LZWE</sub> [9, 10]	WE HIGH to low Z	3	_	ns


<sup>Notes
7. Test conditions assume signal transition time of 3 ns or less for all speeds, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> and 30-pF load capacitance.
8. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.
9. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
10. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of Figure 3 on page 5. Transition is measured ±200 mV from steady-state voltage.
11. This parameter is guaranteed by design and is not tested.
12. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
13. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.</sup> 




### **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [14, 15]







<sup>14.</sup> Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{\parallel L}$ .

15.  $\overline{WE}$  is HIGH for read cycle.

16. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



### Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (CE Controlled) [17, 18, 19]





Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [19, 20]



<sup>17.</sup> The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

18. Data I/O is high impedance if  $\overline{\text{OE}} = V_{\text{IB}}$ .

19. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.

20. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

21. During this period the I/Os are in the output state and input signals should not be applied.



#### **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data out	Read	Active (I <sub>CC</sub> )
L	L	Χ	Data in	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Deselect, output disabled	Active (I <sub>CC</sub> )

### **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a> or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C199D-10VXI	51-85031	28-pin Molded SOJ (300 Mils) (Pb-free)	Industrial
	CY7C199D-10ZXI	51-85071	28-pin TSOP I (Pb-free)	

Please contact your local Cypress sales representative for availability of these parts.

#### **Ordering Code Definitions**



Document Number: 38-05471 Rev. \*M




## **Package Diagrams**

Figure 9. 28-pin SOJ (300 Mils) V28.3 (Molded SOJ V21) Package Outline, 51-85031

#### NDTE :

- 1. JEDEC STD REF MO088
- 2. BDDY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
- 3. DIMENSIONS IN INCHES  $\frac{\text{MIN.}}{\text{MAX.}}$




51-85031 \*F



# Package Diagrams (continued)

### Figure 10. 28-pin TSOP I (8 × 13.4 × 1.2 mm) Z28R (Standard) Package Outline, 51-85071



51-85071 \*J



# **Acronyms**

Acronym	Description				
CE	Chip Enable				
CMOS	Complementary Metal Oxide Semiconductor				
I/O	Input/Output				
OE	Output Enable				
SOJ	Small Outline J-lead				
SRAM	Static Random Access Memory				
TSOP	Thin Small Outline Package				
TTL	Transistor-Transistor Logic				
WE	Write Enable				

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
μA	microampere			
μs	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	201560	SWI	See ECN	Advance Information datasheet for C9 IPP
*A	233728	RKF	See ECN	DC parameters modified as per EROS (Spec # 01-02165) Pb-free Offering in Ordering Information
*B	262950	RKF	See ECN	Removed 28-LCC Pinout and Package Diagrams Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics table Shaded Ordering Information
*C	307594	RKF	See ECN	Reduced Speed bins to -10, -12 and -15 ns
*D	820660	VKN	See ECN	Converted from Preliminary to Final Removed 12 ns and 15 ns speed bin Removed Commercial Operating range Removed "L" part Removed 28-pin PDIP and 28-pin SOIC package Changed Overshoot spec from V <sub>CC</sub> +2V to V <sub>CC</sub> +1V in footnote #2 Changed I <sub>CC</sub> spec from 60 mA to 80 mA for 100 MHz speed bin Added I <sub>CC</sub> specs for 83 MHz, 66 MHz and 40 MHz speed bins Updated Thermal Resistance table Updated Ordering Information Table
*E	2745093	VKN	See ECN	Included 28-Pin SOIC package Changed V <sub>IH</sub> level from 2.0V to 2.2V For Industrial grade, changed t <sub>SD</sub> from 5 ns to 6 ns, and t <sub>HZWE</sub> from 6 ns to 5 ns Included Automotive-E information
*F	2897087	AJU	03/22/10	Removed obsolete parts from ordering information table Updated Package Diagrams.
*G	3023234	RAME	09/06/2010	Added Auto-E SOIC package related info Changed TDOE spec from 10 ns to 11 ns in CY7C199D-25. Added Ordering Code Definitions. Added Acronyms and Units of Measure.
*H	3130763	PRAS	01/07/11	Dislodged Automotive information to a new datasheet (001-65530)
*	3271782	PRAS	06/02/2011	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Package Diagrams. Updated to new template.
*J	4033580	MEMJ	06/19/2013	Updated Functional Description. Updated Electrical Characteristics. Added one more Test Condition " $I_{OH} = -0.1$ mA" for $V_{OH}$ parameter and added maximum value corresponding to that Test Condition. Added Note 2 and referred the same note in maximum value for $V_{OH}$ parameter corresponding to Test Condition " $I_{OH} = -0.1$ mA". Updated Package Diagrams: spec 51-85031 – Changed revision from *D to *E.
*K	4347624	MEMJ	04/15/2014	Updated Package Diagrams: spec 51-85071 – Changed revision from *I to *J. Completing Sunset Review.
*L	4576526	MEMJ	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.



# **Document History Page** (continued)

Document Title: CY7C199D, 256-Kbit (32K × 8) Static RAM Document Number: 38-05471								
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
*M	5725425	VINI	05/04/2017	Updated Package Diagrams: spec 51-85031 – Changed revision from *E to *F. Updated to new template. Completing Sunset Review.				



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware product, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05471 Rev. \*M Revised May 4, 2017 Page 16 of 16