

Features

- Temperature range:
 - Commercial: 0 °C to 70 °C
 - Automotive-A: -40 °C to 85 °C
- High speed
 - t_{AA} = 15 ns
- Low active power
- Low CMOS standby power
 - 2.75 mW (max.)
- 2.0 V data retention (400 μ W at 2.0 V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Available in Pb-free and non Pb-free 44-pin TSOP II and molded 44-pin (400-Mil) SOJ packages

Functional Description

The CY7C1041BN is a high-performance CMOS static RAM organized as 262,144 words by 16 bits.

Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₇). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₇).


Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (\overline{CE} LOW, and WE LOW).

The CY7C1041BN is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.

For a complete list of related documentation, click [here](#).

Logic Block Diagram




Contents

Selection Guide	3	Ordering Information	11
Pin Configurations	3	Ordering Code Definitions	11
Maximum Ratings	4	Package Diagram	12
Operating Range	4	Acronyms	13
Electrical Characteristics	4	Document Conventions	13
Capacitance	5	Units of Measure	13
AC Test Loads and Waveforms	5	Document History Page	14
Data Retention Characteristics	5	Sales, Solutions, and Legal Information	15
Data Retention Waveform	5	Worldwide Sales and Design Support	15
Switching Characteristics	6	Products	15
Switching Waveforms	7	PSoC@Solutions	15
Truth Table	10	Cypress Developer Community	15
		Technical Support	15

Selection Guide

Description		-15	-20	Unit
Maximum access time		15	20	ns
Maximum operating current	Commercial	190	170	mA
	Automotive-A	–	190	–
Maximum CMOS standby current	Commercial	0.5	0.5	mA
	Automotive-A	–	6	

Pin Configurations



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature with power applied -55 °C to +125 °C

Supply voltage on V_{CC} to relative GND^[1] -0.5 V to +7.0 V

DC voltage applied to outputs in High Z State^[1] -0.5 V to $V_{CC} + 0.5$ V

DC input voltage^[1] -0.5 V to $V_{CC} + 0.5$ V

Current into outputs (LOW) 20 mA

Operating Range

Range	Ambient Temperature ^[2]	V_{CC}
Commercial	0 °C to +70 °C	5 V ± 0.5
Automotive-A	-40 °C to +85 °C	

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		-15		-20		Unit
				Min	Max	Min	Max	
V _{OH}	Output HIGH voltage	Min V _{CC} , I _{OH} = −4.0 mA		2.4	–	2.4	–	V
V _{OL}	Output LOW voltage	Min V _{CC} , I _{OL} = 8.0 mA		–	0.4	–	0.4	V
V _{IH} ^[1]	Input HIGH voltage	–		2.2	V _{CC} + 0.5	2.2	V _{CC} + 0.5	V
V _{IL} ^[1]	Input LOW voltage	–		−0.5	0.8	−0.5	0.8	V
I _{IX}	Input load current	GND ≤ V _{IN} ≤ V _{CC}		−1	+1	−1	+1	μA
I _{OZ}	Output leakage current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled		−1	+1	−1	+1	μA
I _{CC}	V _{CC} operating supply current	Max V _{CC} , f = f _{MAX} = 1/t _{RC}	Commercial	–	190	–	170	mA
			Automotive-A	–	–	–	190	mA
I _{SB1}	Automatic CE power-down current – TTL inputs	Max V _{CC} , $\overline{CE} \geq V_{IH}$, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}		–	40	–	40	mA
I _{SB2}	Automatic CE power-down current – CMOS inputs	Max V _{CC} , CE ≥ V _{CC} − 0.3 V, V _{IN} ≥ V _{CC} − 0.3 V, or V _{IN} ≤ 0.3 V, f = 0	Commercial	–	0.5	–	0.5	mA
			Automotive-A	–	–	–	6	mA

Notes


- V_{IL} (min.) = -2.0 V for pulse durations of less than 20 ns.
- T_A is the case temperature.

Capacitance

Parameter ^[3]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = 5.0\text{ V}$	8	pF
C_{OUT}	I/O capacitance		8	pF

AC Test Loads and Waveforms

Figure 1. AC Test Loads and Waveforms



Equivalent to: Thévenin Equivalent
 Output $\text{---} 167\Omega \text{---} 1.73\text{ V}$


Data Retention Characteristics

Over the Operating Range (Commercial only)

Parameter	Description	Conditions ^[4]	Min	Max	Unit
V_{DR}	V_{CC} for data retention	—	2.0	—	V
I_{CCDR}	Data retention current	$V_{CC} = V_{DR} = 2.0\text{ V}$, $CE \geq V_{CC} - 0.3\text{ V}$, $V_{IN} \geq V_{CC} - 0.3\text{ V}$ or $V_{IN} \leq 0.3\text{ V}$	—	200	μA
$t_{CDR}^{[5]}$	Chip deselect to data retention time		0	—	ns
$t_R^{[6]}$	Operation recovery time		t_{RC}	—	ns

Data Retention Waveform

Figure 2. Data Retention Waveform



Notes

- Tested initially and after any design or process changes that may affect these parameters.
- No input may exceed $V_{CC} + 0.5\text{ V}$.
- Tested initially and after any design or process changes that may affect these parameters.
- $t_r \leq 3\text{ ns}$ for the -15 speed. $t_r \leq 5\text{ ns}$ for the -20 and slower speeds.

Switching Characteristics

Over the Operating Range

Parameter ^[7]	Description	-15		-20		Unit
		Min	Max	Min	Max	
Read Cycle						
t _{power}	V _{CC} (typical) to the first access ^[8]	1	–	1	–	μs
t _{RC}	Read cycle time	15	–	20	–	ns
t _{AA}	Address to data valid	–	15	–	20	ns
t _{OHA}	Data hold from address change	3	–	3	–	ns
t _{ACE}	$\overline{\text{CE}}$ LOW to data valid	–	15	–	20	ns
t _{DOE}	$\overline{\text{OE}}$ LOW to data valid	–	7	–	8	ns
t _{LZOE}	$\overline{\text{OE}}$ LOW to low Z	0	–	0	–	ns
t _{HZOE}	$\overline{\text{OE}}$ HIGH to high Z ^[9, 10]	–	7	–	8	ns
t _{LZCE}	$\overline{\text{CE}}$ LOW to low Z ^[10]	3	–	3	–	ns
t _{HZCE}	$\overline{\text{CE}}$ HIGH to high Z ^[9, 10]	–	7	–	8	ns
t _{PU}	$\overline{\text{CE}}$ LOW to power-up	0	–	0	–	ns
t _{PD}	$\overline{\text{CE}}$ HIGH to power-down	–	15	–	20	ns
t _{DBE}	Byte enable to data valid	–	7	–	8	ns
t _{LZBE}	Byte enable to low Z	0	–	0	–	ns
t _{HZBE}	Byte disable to high Z	–	7	–	8	ns
Write Cycle ^[11, 12]						
t _{WC}	Write cycle time	15	–	20	–	ns
t _{SCE}	$\overline{\text{CE}}$ LOW to write end	12	–	13	–	ns
t _{AW}	Address setup to write end	12	–	13	–	ns
t _{HA}	Address hold from write end	0	–	0	–	ns
t _{SA}	Address setup to write start	0	–	0	–	ns
t _{PWE}	$\overline{\text{WE}}$ pulse width	12	–	13	–	ns
t _{SD}	Data setup to write end	8	–	9	–	ns
t _{HD}	Data hold from write end	0	–	0	–	ns
t _{LZWE}	$\overline{\text{WE}}$ HIGH to low Z ^[13]	3	–	3	–	ns
t _{HZWE}	$\overline{\text{WE}}$ LOW to high Z ^[13, 14]	–	7	–	8	ns
t _{BW}	Byte enable to end of write	12	–	13	–	ns

Notes

7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified $I_{\text{OL}}/I_{\text{OH}}$ and 30-pF load capacitance.
8. This part has a voltage regulator which steps down the voltage from 5 V to 3.3 V internally. t_{power} time has to be provided initially before a read/write operation is started.
9. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of [Figure 1 on page 5](#). Transition is measured ± 500 mV from steady-state voltage.
10. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
11. The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}$ LOW, and $\overline{\text{WE}}$ LOW. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
12. The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .
13. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
14. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of [Figure 1 on page 5](#). Transition is measured ± 500 mV from steady-state voltage.

Switching Waveforms

Figure 3. Read Cycle No. 1 [15, 16]







Figure 4. Read Cycle No. 2 (\overline{OE} Controlled) [16, 17]



Notes


15. Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} , and/or \overline{BLE} = V_{IL} .
16. \overline{WE} is HIGH for read cycle.
17. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms (continued)
Figure 5. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) [18, 19]

Figure 6. Write Cycle No. 2 ($\overline{\text{BLE}}$ or $\overline{\text{BHE}}$ Controlled)

Notes

 18. Data I/O is high impedance if $\overline{\text{OE}}$ or $\overline{\text{BHE}}$ and/or $\overline{\text{BLE}} = V_{\text{IH}}$.

 19. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) ^[20]

Note

20. The minimum write cycle pulse width should be equal to the sum of t_{SD} and t_{HZWE} .

Truth Table

$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	$\overline{\text{BLE}}$	$\overline{\text{BHE}}$	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
H	X	X	X	X	High Z	High Z	Power-down	Standby (I _{SB})
L	L	H	L	L	Data out	Data out	Read all bits	Active (I _{CC})
L	L	H	L	H	Data out	High Z	Read lower bits only	Active (I _{CC})
L	L	H	H	L	High Z	Data out	Read upper bits only	Active (I _{CC})
L	X	L	L	L	Data in	Data in	Write all bits	Active (I _{CC})
L	X	L	L	H	Data in	High Z	Write lower bits only	Active (I _{CC})
L	X	L	H	L	High Z	Data in	Write upper bits only	Active (I _{CC})
L	H	H	X	X	High Z	High Z	Selected, Outputs disabled	Active (I _{CC})
L	X	X	H	H	High Z	High Z	Selected, output disabled	Active (I _{CC})


Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <http://www.cypress.com> and refer to the product summary page at <http://www.cypress.com/products> or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <http://www.cypress.com/go/datasheet/offices>.


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C1041BN-20ZSXA	51-85087	44-pin TSOP Type II	Automotive-A

Ordering Code Definitions



Package Diagram

Figure 8. 44-pin TSOP Z44-II Package Outline, 51-85087



Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mV	millivolt
mW	milliwatt
ns	nanosecond
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7C1041BN, 256K × 16 Static RAM Document Number: 001-06496				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	424111	NXR	See ECN	New data sheet.
*A	498575	NXR	See ECN	Added Automotive-A Temperature Range related information in all instances across the document. Updated Ordering Information .
*B	2897061	AJU	03/22/10	Updated Ordering Information : Removed obsolete parts. Updated Package Diagram .
*C	2906679	NXR	04/07/10	Updated Ordering Information : Removed inactive part CY7C1041BNL-20VXCT.
*D	3086674	PRAS	11/15/10	Updated Ordering Information : Removed inactive parts (CY7C1041BN-15ZXI, CY7C1041BN-15VXI). Added Ordering Code Definitions . Added Acronyms .
*E	3232637	PRAS	04/20/2011	Updated Electrical Characteristics : Changed unit for I _{IX} and I _{OZ} parameters from mA to μ A. Added Units of Measure . Updated to new template.
*F	3383869	TAVA	09/26/2011	Removed Industrial Temperature Range related information in all instances across the document. Replaced “Commercial-L” with “Commercial” in all instances across the document. Rearranged sections for better clarity. Updated Switching Waveforms : Modified the notes in figures under Read cycle and Write cycle sections. Updated Package Diagram .
*G	4113666	VINI	09/04/2013	Updated Package Diagram : spec 51-85087 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*H	4545523	VINI	10/20/2014	Updated Features : Removed “1540 mW (max.)” under “Low active power”. Updated Truth Table : Added a row in the last to show what happens when both $\overline{\text{BLE}}$ and $\overline{\text{BHE}}$ are high. Completing Sunset Review.
*I	4576406	VINI	01/16/2015	Updated Functional Description : Added “For a complete list of related documentation, click here .” at the end. Updated Switching Waveforms : Added Note 20 and referred the same note in Figure 7 .
*J	5508709	VINI	11/03/2016	Updated Ordering Information : Updated part numbers. Updated to new template. Completing Sunset Review.
*K	5977242	AESATMP8	11/27/2017	Updated logo and Copyright.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.