



## LOW-VOLTAGE DIFFERENTIAL SCSI (LVD) 27-LINE REGULATOR SET

### FEATURES

- SCSI SPI-2, SPI-3 and SPI-4 LVD SCSI 27-Line, Low-Voltage Differential Regulator
- 2.7-V to 5.25-V Operation
- Integrated Regulator Set for LVD SCSI
- Differential Failsafe Bias


### APPLICATIONS

- Servers
- Workstations
- RAID Boxes

### DESCRIPTION

The UCC561 low-voltage differential (LVD) regulator set is designed to provide the correct reference voltages and bias currents for LVD termination resistor networks (475  $\Omega$ , 121  $\Omega$ , and 475  $\Omega$ ). The device also provides a 1.3-V output for "diff sense" signaling. With the proper resistor network, the UCC561 solution meets the common mode bias impedance, differential bias, and termination impedance requirements of SPI-2 (Ultra2), SPI-3 (Ultra3/Ultra160) and SPI-4 (Ultra320). The UCC561 is not intended for SPI-5 applications.

This device incorporates into a single monolith, two sink/source reference voltage regulators, a 1.3-V buffered output and protection features. The protection features include thermal shutdown and active current-limiting circuitry. The UCC561 is offered in 16-pin SOIC (DP) package.



UDG-98093



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
UCC561	SOIC-16	DP	0°C to 70°C	UCC561DP	Rail, 70

(1) For the most current specification and package information, refer to our web site at [www.ti.com](http://www.ti.com).

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted<sup>(1)(2)</sup>


	UCC561	UNIT
TERMPWR	6	V
Package dissipation	1.2	W
Junction temperature, $T_J$	-55 to 150	°C
Storage temperature, $T_{stg}$	-65 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Currents are positive into and negative out of the specified terminals.

## RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
$V_{TERMPWR}$ , TermPower voltage	2.70		5.25	V



NC = No connection

## ELECTRICAL CHARACTERISTICS

$T_J = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{\text{TEMPWR}} = 3.3\text{ V}$  unless otherwise noted<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>TERMPWR Supply Current</b>					
TERMPWR supply current	No load			40	mA
TERMPWR voltage		2.70		5.25	V
<b>Regulator</b>					
1.75-V regulator	REG1 ( $\pm 125\text{ mA}$ )	1.70	1.75	1.80	V
1.3-V regulator	$-5\text{ mA} \leq I_{\text{DIFSENS}} \leq 50\text{ }\mu\text{A}$	1.2	1.3	1.4	
0.75-V regulator	REG2 ( $\pm 125\text{ mA}$ )	0.70	0.75	0.80	
1.75-V regulator source current	$V_O = 1.25\text{ V}$	-200			mA
1.75-V regulator sink current	$V_O = 2.25\text{ V}$	200			
1.75-V regulator source current limit <sup>(1)</sup>		-200		-700	
1.75-V regulator sink current limit <sup>(1)</sup>		200		700	
1.3-V regulator source current	$V_{\text{DIFSENS}} = 0\text{ V}$	-5		-15	$\mu\text{A}$
1.3-V regulator sink current	$V_{\text{DIFSENS}} = 2.4\text{ V}$	50		200	
0.75-V regulator source current	$V_O = 0.25\text{ V}$	-200			mA
0.75-V regulator sink current	$V_O = 1.25\text{ V}$	200			
0.75-V regulator source current limit <sup>(1)</sup>		-200		-700	
0.75-V regulator sink current limit <sup>(1)</sup>		200		700	

<sup>(1)</sup> Ensured by design. Not production tested.

## TERMINAL FUNCTIONS


TERMINAL		I/O	DESCRIPTION
NAME	NO.		
HSPGND	4	-	Heat sink power ground pin.
HSGND	5, 12, 13	-	Heat sink ground pin which should be attached to the ground plane on a multilayer board or large copper area on a 2 layer board.
REG1	6	O	1.75-V source/sink regulated output voltage pin. The part is internally current limited for both sinking and sourcing current to prevent damage. For best performance, a 4.7- $\mu\text{F}$ low-ESR capacitor is recommended. Lead lengths should be kept to a minimum.
REG2	3	O	0.75-V source/sink regulated output voltage pin. The part is internally current limited for both sinking and sourcing current to prevent damage. For best performance, a 4.7- $\mu\text{F}$ low-ESR capacitor is recommended. Lead lengths should be kept to a minimum.
DIFSENS	7	O	1.3-V source/sink regulated output voltage pin. The part is internally current limited to the SCSI SPI-2 through SPI-4 standards for both sinking and sourcing current to prevent damage.
TERMPWR	2	I	Supply voltage pin. The pin should be decoupled with at least a 2.2- $\mu\text{F}$ low-ESR capacitor. For best performance, a 4.7- $\mu\text{F}$ low-ESR capacitor is recommended. Lead lengths should be kept to a minimum.

# APPLICATION INFORMATION

The resistor stack with the 1.75-V and 0.75-V reference gives the correct differential impedance, bias voltage, common mode differential impedance, and common mode voltage as show in Table 1.

**Table 1. UCC561 Resistor Stack vs. Standard (SPI-2 through SPI-4)**

PARAMETER	UCC561	STANDARD	UNITS
Differential Impedance	107.3	100 to 110	$\Omega$
Differential bias voltage	112.9	100 to 125	mV
Common-mode differential impedance	237	100 to 300	$\Omega$
Common-mode voltage	1.25	1.2 to 1.3	V



**Figure 1. Low-Voltage Differential Discrete Resistor Stack**

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265