

AC '97 2.3 COMPLIANT FEATURES

6 DAC channels for 5.1 Surround
 Greater than 90 dB dynamic range
 20-bit resolution on all DACs
 S/PDIF Output
 Integrated stereo headphone amplifiers
 Variable rate audio
 Double rate audio ($f_s = 96$ kHz)
 Line-level mono phone input
 High quality CD mixer input
 Selectable MIC input with preamp
 AUX and Line In stereo inputs
 External amplifier power down (EAPD)
 Power management modes
 Jack sensing and peripheral enumeration/identification
 48-lead LQFP package

ENHANCED FEATURES

Integrated parametric equalizer (EQ)
 Stereo microphone with preamplifiers
 Integrated PLL for system clocking
 Variable sample rate 7 kHz to 96 kHz
 7 kHz to 48 kHz in 1 Hz increments
 96 kHz for double rate audio
 Advanced jack sense with auto topology switching
 Software enabled V_{REFOUT} for microphones and external power amp
 Software enabled outputs for jack sharing
 Auto down-mix and channel spreading
 Microphone to mono output
 Stereo microphone analog passthrough to outputs
 Built-in stereo microphone and Center/LFE pin sharing
 Selectable Center/LFE tip/ring swapping to support various speaker products




Figure 1. Functional Block Diagram

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

TABLE OF CONTENTS

Detailed Functional Block Diagram	3	Pin Descriptions	10
AD1985—Specifications	4	Outline Dimensions	47
Absolute Maximum Ratings.....	9	Ordering Guide	47
Pin Configuration And Functional Descriptions.....	10		

REVISION HISTORY

Revision 0: Initial Version

DETAILED FUNCTIONAL BLOCK DIAGRAM




Figure 2. Detailed Functional Block Diagram

AD1985

AD1985—SPECIFICATIONS

Test Conditions unless Otherwise Noted

Parameter	Value/Condition	Unit
Temperature	25	°C
Digital Supply (DV _{DD})	3.3	V
Analog Supply (AV _{DD})	5.0	V
Sample Rate (f _s)	48	kHz
Input Sine Wave Signal	1,008	Hz
Analog Output Pass-Band	20 to 20,000	Hz
DAC Test Conditions	Calibrated	
	Output –3 dB relative to full scale	
	10 k Ω output load: line	
	32 Ω output load: headphone	
	2 k Ω output load: center and LFE	
	47.5 k Ω output load: mono	
ADC Test Conditions	Calibrated	
	0 dB PGA gain	
	Input –3 dB relative to full scale	
Clock	24.576 MHz	

ANALOG INPUT

Parameter	Min	Typ	Max	Unit
INPUT VOLTAGE				
LINE_IN, CD, AUX, PHONE_IN		1		V rms
		2.83		V p-p
MIC_IN with +30 dB Preamp		0.032		V rms
		0.089		V p-p
MIC_IN with +20 dB Preamp		0.1		V rms
		0.283		V p-p
MIC_IN with +10 dB Preamp		0.316		V rms
		0.894		V p-p
MIC_IN with 0 dB Preamp		1		V rms
		2.83		V p-p
Input Impedance ¹		20		k Ω
Input Capacitance ¹		5	7.5	pF

¹Guaranteed, not tested.

MASTER VOLUME

Parameter	Min	Typ	Max	Unit
Step Size (Line Out, Mono Out, Surround Out, Center, LFE)		1.5		dB
Output Attenuation Range (0 dB to –46.5 dB)		46.5		dB
Mute Attenuation of 0 dB Fundamental ¹	80			dB

¹Guaranteed, not tested.

PROGRAMMABLE GAIN AMPLIFIER—ADC

Parameter	Min	Typ	Max	Unit
Step Size (0 dB to +22.5 dB)		1.5		dB
PGA Gain Range Span		22.5		dB

ANALOG MIXER—INPUT GAIN/AMPLIFIERS/ATTENUATORS

Parameter	Min	Typ	Max	Unit
Signal-to-Noise Ratio (SNR)				
CD to LINE_OUT		90		dB
LINE, AUX, PHONE, to LINE_OUT		85		dB
MIC1 or MIC2 to LINE_OUT		80		dB
Step Size: All Mixer Inputs, except PC Beep		1.5		dB
Input Gain/Attenuation Range (+12 dB to –34.5 dB): All Mixer Inputs		46.5		dB

DIGITAL DECIMATION AND INTERPOLATION FILTERS¹

Parameter	Min	Typ	Max	Unit
Pass Band	0		$0.4 \times F_s$	Hz
Pass-Band Ripple			± 0.09	dB
Transition Band	$0.4 \times F_s$		$0.6 \times F_s$	Hz
Stop Band	$0.6 \times F_s$		∞	Hz
Stop-Band Rejection	–74			dB
Group Delay		$16/F_s$		s
Group Delay Variation over Pass Band		0		μ s

ANALOG-TO-DIGITAL CONVERTERS

Parameter	Min	Typ	Max	Unit
Resolution		16		Bits
Total Harmonic Distortion (THD)		–85		dB
Dynamic Range (–60 dB in THD+N; Referenced to Full-Scale; A-Weighted)		84		dB
Signal-to-Intermodulation Distortion ¹ (CCIF Method)		85		dB
ADC Crosstalk ¹				
Line Inputs (Input L, Ground R, Read R; Input R, Ground L Read L)		–85		dB
LINE_IN to Other		–95		dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)			± 10	%
Interchannel Gain Mismatch (Difference of Gain Errors)			± 0.5	dB
ADC Offset Error ¹			± 5	mV

DIGITAL-TO-ANALOG CONVERTERS

Parameter	Min	Typ	Max	Unit
Resolution		20		Bits
Total Harmonic Distortion (THD); LINE_OUT, C/LFE		–90		dB
Total Harmonic Distortion (THD); HP_OUT		–75		dB
Dynamic Range (–60 dB in THD+N; Referenced to Full-Scale; A-Weighted)		90		dB
Signal-to-Intermodulation Distortion ¹ (CCIF Method)		100		dB
Gain Error (Output Full-Scale Voltage Relative to Nominal Output Full-Scale Voltage) ²		± 10		%
Interchannel Gain Mismatch (Difference of Gain Errors)			± 0.7	dB
DAC Crosstalk ¹				
(Input L, Zero R, Read R_OUT; Input R, Zero L, Read L_OUT)		–100		dB
Total Out-of-Band Energy (Measured from $0.6 \times f_s$ to 100 kHz) ¹		–85		dB

¹Guaranteed, not tested.²C/LFE specified with 10 k Ω load.

ANALOG OUTPUT

Parameter	Min	Typ	Max	Unit
Full-Scale Output Voltage: LINE OUT, MONO OUT, CENTER, LFE		1		V _{rms}
		2.83		V _{p-p}
Output Impedance ¹		300	500	Ω
External Load Impedance ¹	2	10		kΩ
Output Capacitance ¹		15		pF
External Load Capacitance			1000	pF
Full-Scale Output Voltage: HP_OUT		1		V _{rms}
		2.83		V _{p-p}
External Load Capacitance ¹			1000	pF
External Load Impedance ¹	32			Ω
V _{REF}	2.1	2.25	2.4	V
V _{REFOUT} (VREFH, VREFD = 00 in Reg 0x76)		2.25		V
V _{REFOUT} (VREFH, VREFD = 10)		3.70		V
V _{REFOUT} (VREFH, VREFD = 11)		0.0		V
V _{REFOUT} Current Drive			5	mA
Mute Click (Muted Output Unmuted Mid-Scale DAC Output)		±5		mV

Note: Setting V_{REFOUT} to 0 V reduces crosstalk when Center/LFE is sharing the MIC jack. The Center-LFE crosstalk should be better than –60 dB at 100 Hz when sharing with a stereo microphone application circuit.

STATIC DIGITAL SPECIFICATIONS

Parameter	Min	Typ	Max	Unit
DIGITAL INPUTS/OUTPUTS				
High Level Input Voltage (V _{IH})	0.65 × DV _{DD}			V
Low Level Input Voltage (V _{IL})			0.35 × DV _{DD}	V
High Level Output Voltage (V _{OH}), I _{OH} = 2 mA	0.9 × DV _{DD}			V
Low Level Output Voltage (V _{OL}), I _{OL} = 2 mA			0.1 × DV _{DD}	V
Input Leakage Current	–10		+10	μA
Output Leakage Current	–10		+10	μA
Input/Output Pin Capacitance			7.5	pF

POWER SUPPLY

Parameter	Min	Typ	Max	Unit
Power Supply Range—Analog (AV _{DD})	4.5		5.5	V
Power Supply Range—Digital (DV _{DD})	2.97		3.63	V
Power Dissipation—5 V/3.3 V		465		mW
Power Supply Rejection (100 mV p-p Signal @ 1 kHz) ¹		40		dB

POWER-DOWN STATES²

Parameter	PR[K:I] ³	PR[6:0] ³	DV _{DD} (3.3 V) Typ	AV _{DD} (5 V) Typ	Unit
Full Power-Up	000	000 0000	55.5	56.0	mA
ADC	000	000 0001	47.4	49.9	mA
FRONT DAC	000	000 0010	49.5	47.9	mA
CENTER DAC	001	000 0000	55.5	56.0	mA
SURROUND DAC	010	000 0000	49.0	47.5	mA
LFE DAC	100	000 0000	55.1	56.0	mA
ADC + ALL DACs	111	000 0011	15.8	24.2	mA
Mixer	000	000 0100	55.5	34.3	mA
ADC + Mixer	000	000 0101	47.4	27.4	mA
ALL DACs + Mixer	111	000 0110	34.1	10.0	mA
ADC + ALL DACs + Mixer	111	000 0111	14.3	2.5	mA
Standby	111	011 1111	0.114	0.004	mA
Headphone Standby	000	100 0000	55.5	48.3	mA

¹Guaranteed, not tested.

²Currents measured with V_{REFOUT} unloaded.

³PR bits are controlled in Registers 0x2A and 0x26.

CLOCK SPECIFICATIONS

Parameter	Min	Typ	Max	Unit
Input Clock Frequency (XTAL Mode or Clock Oscillator)		24.576		MHz
Input Clock Frequency (Reference Clock Mode)		14.31818		MHz
Input Clock Frequency (USB Clock Mode)		48.000		MHz
Recommended Clock Duty Cycle	40	50	60	%

TIMING PARAMETERS

(Guaranteed over Operating Temperature Range.)

Parameter	Symbol	Min	Typ	Max	Unit
$\overline{\text{RESET}}$ Active Low Pulsewidth	$t_{\text{RST_LOW}}$		1.0		μs
$\overline{\text{RESET}}$ Inactive to SDATA_IN or BIT_CLK Active Delay	t_{RST2CLK}	162.8			ns
SYNC Active High Pulsewidth	$t_{\text{SYNC_HIGH}}$		1.3		μs
SYNC Low Pulsewidth	$t_{\text{SYNC_LOW}}$		19.5		μs
SYNC Inactive to BIT_CLK Startup Delay	t_{SYNC2CLK}	162.8			ns
BIT_CLK Frequency			12.288		MHz
BIT_CLK Period	$t_{\text{CLK_PERIOD}}$		81.4		ns
BIT_CLK Output Jitter ^{1,2}			750	2000	ps
BIT_CLK High Pulsewidth	$t_{\text{CLK_HIGH}}$	33	42	48	ns
BIT_CLK Low Pulsewidth	$t_{\text{CLK_LOW}}$	33	38	48	ns
SYNC Frequency			48.0		kHz
SYNC Period	$t_{\text{SYNC_PERIOD}}$		20.8		μs
Setup to Falling Edge of BIT_CLK	t_{SETUP}	10	2.5		ns
Hold from Falling Edge of BIT_CLK	t_{HOLD}	5			ns
BIT_CLK Rise Time	t_{RISECLK}	2	4	6	ns
BIT_CLK Fall Time	t_{FALLCLK}	2	4	6	ns
SYNC Rise Time	t_{RISESYNC}	2	4	6	ns
SYNC Fall Time	t_{FALLSYNC}	2	4	6	ns
SDATA_IN Rise Time	t_{RISEDIN}	2	4	6	ns
SDATA_IN Fall Time	t_{FALLDIN}	2	4	6	ns
SDATA_OUT Rise Time	t_{RISEDOUT}	2	4	6	ns
SDATA_OUT Fall Time	t_{FALLDOUT}	2	4	6	ns
End of Slot 2 to BIT_CLK, SDATA_IN Low	$t_{\text{S2_PDOWN}}$	0		1.0	μs
Setup to Trailing Edge of $\overline{\text{RESET}}$ (Applies to SYNC, SDATA_OUT)	$t_{\text{SETUP2RST}}$	15.0			ns
Rising Edge of $\overline{\text{RESET}}$ to High-Z Delay	t_{OFF}			25.0	ns
Propagation Delay				15	ns
$\overline{\text{RESET}}$ Rise Time				50	ns
Output Valid Delay from Rising Edge of BIT_CLK to SDI Valid	t_{CO}			15	ns
$\overline{\text{RESET}}$ Inactive to BIT_CLK Startup Delay	t_{TRI2ACTV}			25	ns

NOTES

¹Guaranteed but not tested.²Output jitter directly dependent on crystal input jitter; max specified for noncrystal operation.




Figure 3. Cold Reset Timing (Codec is Supplying the Bit_CLK Signal)




Figure 4. Warm Reset Timing




Figure 5. Clock Timing




Figure 7. AC Link Low Power Mode Timing




Figure 6. Signal Rise and Fall Times




Figure 8. AC Link Low Power Mode Timing




Figure 9. ATE Test Mode

ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Unit
Power Supplies			
Digital (DV _{DD})	−0.3	+3.6	V
Analog (AV _{DD})	−0.3	+6.0	V
Input Current (Except Supply Pins)		±10.0	mA
Analog Input Voltage (Signal Pins)	−0.3	AV _{DD} + 0.3	V
Digital Input Voltage (Signal Pins)	−0.3	DV _{DD} + 0.3	V
Ambient Temperature (Operating)	0	70	°C
Storage Temperature	−65	+150	°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating

T_{CASE} = Case Temperature in °C

PD = Power Dissipation in W

θ_{JA} = Thermal Resistance (Junction-to-Ambient)

θ_{JC} = Thermal Resistance (Junction-to-Case)

Thermal Resistance

Package Type	θ _{JA}	θ _{JC}
LQFP	50.1°C/W	17.8°C/W

All measurements per EIA/JESD51 with 2S2P test board per EIA/JESD51-7.

PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS




Figure 10. 48-Lead LQFP Pin Configuration

Circuit Layout Note: In normal operation, Surround and Line Out are swapped to provide headphone drive on line outputs. Therefore Pins 35, 36 become the Surround L/R outputs and Pins 39, 41 become the Line Out (Front) L/R outputs with headphone drive.

Pin Descriptions

DIGITAL I/O

Pin Name	Pin Number	I/O	Description
XTL_IN	2	I	Crystal Input (24.576 MHz) or External Clock In (24.576 MHz, 14.31818 MHz, or 48.000 MHz).
XTL_OUT	3	O	Crystal Output.
SDATA_OUT	5	I	AC Link Serial Data Output. AD1985 input stream.
BIT_CLK	6	O/I	AC Link Bit Clock. 12.288 MHz serial data clock. (Input pin, for secondary mode only.)
SDATA_IN	8	O	AC Link Serial Data Input. AD1985 output stream.
SYNC	10	I	AC Link Frame Sync.
RESET	11	I	AC Link Reset. AD1985 master hardware reset.
SPDIF	48	O	SPDIF Output.

CHIP SELECTS/CLOCK STRAPPING

Pin Name	Pin Number	I/O	Description
ID0	45	I	Chip Select Input 0 (Active Low). This pin can also be used as the chain input from a secondary codec.
ID1	46	I	Chip Select Input 1 (Active Low).

JACK SENSE/EAPD

Pin Name	Pin Number	Type	Description
EAPD	47	O	EAPD Output.
JS0	17	I	JACK SENSE 0 Input.
JS1	16	I	JACK SENSE 1 Input.
JS2	33	I	JACK SENSE 2 Input.
JS3	12	I	JACK SENSE 3 Input.

ANALOG I/O

Pin Name	Pin Number	I/O	Description
PHONE_IN	13	I	Monaural Line-Level Input.
AUX_L	14	I	Auxiliary Input, Left Channel.
AUX_R	15	I	Auxiliary Input, Right Channel.
CD_L	18	I	CD Audio Left Channel.
CD_GND_REF	19	I	CD Audio Analog Ground Reference for Differential CD Input.
CD_R	20	I	CD Audio Right Channel.
MIC1	21	I	Microphone 1 Input.
MIC2	22	I	Microphone 2 Input.
LINE_IN_L	23	I	Line In Left Channel.
LINE_IN_R	24	I	Line In Right Channel.
CENTER_OUT	31	I/O	Center Channel Output or Input to Recorder (depending on OMS bit in Reg 0x74).
LFE_OUT	32	I/O	Low Frequency Enhanced Output or Input to Recorder (depending on OMS bit in Reg 0x74).
LINE_OUT_L/SURR_L	35	O	Line Out (Front) Left Channel or Surround Left Channel (depending on LOSEL bit in Reg 0x76).
LINE_OUT_R/SURR_R	36	O	Line Out (Front) Right Channel or Surround Right Channel (depending on LOSEL bit in Reg 0x76).
MONO_OUT	37	O	Monaural Output to Telephony Subsystem Speakerphone.
SURR_OUT_L/HP_OUT_L	39	O	Surround or Front Headphone Left Channel Output (depending on HPSEL bit in Reg 0x76).
SURR_OUT_R/HP_OUT_R	41	O	Surround or Front Headphone Right Channel Output (depending on HPSEL bit in Reg 0x76).

FILTER/REFERENCE

Pin Name	Pin Number	I/O	Description
V _{REF}	27	O	Voltage Reference Filter.
V _{REFOUT}	28	O	Voltage Reference Output (Intended for Mic Bias).
AFILT1	29	O	Antialiasing Filter Capacitor—ADC Right Channel.
AFLIT2	30	O	Antialiasing Filter Capacitor—ADC Left Channel.

AD1985

POWER AND GROUND SIGNALS

Pin Name	Pin Number	Type	Description
DV _{DD1}	1	I	Digital V _{DD} : 3.3 V.
DV _{SS1}	4	I	Digital Ground.
DV _{SS2}	7	I	Digital Ground.
DV _{DD2}	9	I	Digital V _{DD} : 3.3 V.
AV _{DD1}	25	I	Analog V _{DD} : 5.0 V.
AV _{SS1}	26	I	Analog Ground.
AV _{DD4}	34	I	Analog V _{DD} : 5.0 V.
AV _{DD2}	38	I	Analog V _{DD} : 5.0 V.
AV _{SS2}	40	I	Analog Ground.
AV _{DD3}	43	I	Analog V _{DD} : 5.0 V.
AV _{SS3}	44	I	Analog Ground.

NO CONNECTS

Pin Name	Pin Number	Type	Description
NC	42	N/A	No Connect.

Indexed Control Registers

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x00	Reset	X	SE4	SE3	SE2	SE1	SE0	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	0x0090
0x02	Master Volume	MM	X	X	LMV4	LMV3	LMV2	LMV1	LMV0	MMRM*	X	X	RMV4	RMV3	RMV2	RMV1	RMV0	0x8000
0x04	Headphones Volume	HPM	X	X	LHV4	LHV3	LHV2	LHV1	LHV0	HPRM*	X	X	RHV4	RHV3	RHV2	RHV1	RHV0	0x8000
0x06	Mono Volume	MVM	X	X	X	X	X	X	X	X	X	X	MV4	MV2	MV2	MV1	MV0	0x8000
0x0A	PC Beep	PCBM	X	X	PCBF7	PCBF6	PCBF5	PCBF4	PCBF3	PCBF2	PCBD1	PCBF0	PCBV3	PCBV2	PCBV1	PCBV0	X	0x8000
0x0C	Phone Volume	PHM	X	X	X	X	X	X	X	X	X	X	PHV4	PHV3	PHV2	PHV1	PHV0	0x8008
0x0E	Mic Volume	MCM	X	X	X	X	X	X	X	X	M20	X	MCV4	MCV3	MCV2	MCV1	MCV0	0x8008
0x10	Line In Volume	LM	X	X	LLV4	LLV3	LLV2	LLV1	LLV0	LVRM*	X	X	RLV4	RLV3	RLV2	RLV1	RLV0	0x8808
0x12	CD Volume	CM	X	X	LCV4	LCV3	LCV2	LCV1	LCV0	CDRM*	X	X	RCV4	RCV3	RCV2	RCV1	RCV0	0x8808
0x16	AUX Volume	AM	X	X	LAV4	LAV3	LAV2	LAV1	LAV0	AVRM*	X	X	RAV4	RAV3	RAV2	RAV1	RAV0	0x8808
0x18	PCM Out Vol	OM	X	X	LOV4	LOV3	LOV2	LOV1	LOV0	OMRM*	X	X	ROV4	ROV3	ROV2	ROV1	ROV0	0x8808
0x1A	Record Select	X	X	X	X	X	LS2	LS1	LS0	X	X	X	X	X	RS2	RS1	RS0	0x0000
0x1C	Record Gain	IM	X	X	X	LIV3	LIV2	LIV1	LIV0	IMRM*	X	X	X	RIV3	RIV2	RIV1	RIV0	0x8000
0x20	General Purpose	X	X	X	X	DRSS1	DRSS0	MIX	MS	LPBK	X	X	X	X	X	X	X	0x0000
0x24	Audio Int. and Paging	I4	I3	I2	I1	I0	X	X	X	X	X	X	X	PG3	PG2	PG1	PG0	0xFFFF
0x26	Power-Down Ctrl/Stat	EAPD	PR6	PR5	PR4	PR3	PR2	PR1	PR0	X	X	X	X	REF	ANL	DAC	ADC	N/A
0x28	Extended Audio ID	AID1	AID0	X	X	REV1	REV0	AMAP	AIDLDAC	AIDSDAC	AIDCDAC	DSA1	DSA0	X	AIDSPDF	AIDDRA	AIDVRA	0xB7C
0x2A	Ext'd Audio Stat/Ctrl	VFORCE	X	PRK	PRJ	PRI	SPCV	X	ASCLDAC	ASCSDAC	ASCCDAC	SPSA1	SPSA0	X	ASCSPDF	ASCDRA	ASCVRA	0xFFFF
0x2C	PCM Front DAC Rate	SRF15	SRF14	SRF13	SRF12	SRF11	SRF10	SRF9	SRF8	SRF7	SRF6	SRF5	SRF4	SRF3	SRF2	SRF1	SRF0	0xBB80
0x2E	PCM Surr DAC Rate	SRS15	SRS14	SRS13	SRS12	SRS11	SRS10	SRS9	SRS8	SRS7	SRS6	SRS5	SRS4	SRS3	SRS2	SRS1	SRS0	0xBB80
0x30	PCM LFE/C DAC Rate	SRCL15	SRCL14	SRCL13	SRCL12	SRCL11	SRCL10	SRCL9	SRCL8	SRCL7	SRCL6	SRCL5	SRCL4	SRCL3	SRCL2	SRCL1	SRCL0	0xBB80
0x32	PCM L/R ADC Rate	SRA15	SRA14	SRA13	SRA12	SRA11	SRA10	SRA9	SRA8	SRA7	SRA6	SRA5	SRA4	SRA3	SRA2	SRA1	SRA0	0xBB80
0x36	Center/LFE volume	LFEM	X	X	LFE4	LFE3	LFE2	LFE1	LFE0	CNTM	X	X	CNT4	CNT3	CNT2	CNT1	CNT0	0x8080
0x38	Surround Volume	LSM	X	X	LSR4	LSR3	LSR2	LSR1	LSR0	RSM	X	X	RSR4	RSR3	RSR2	RSR1	RSR0	0x8080
0x3A	SPDIF Control	V	X	SPSR1	SPSR0	L	CC6	CC5	CC4	CC3	CC2	CC1	CC0	PRE	COPY	AUD	PRO	0x2000
0x60	EQ Control	EQM	X	X	X	X	X	X	X	SYM	CH5	BCA5	BCA4	BCA3	BCA2	BCA1	BCA0	0x8080
0x62	EQ Data	CFD15	CFD14	CFD13	CFD12	CFD11	CFD10	CFD9	CFD8	CFD7	CFD6	CFD5	CFD4	CFD3	CFD2	CFD1	CFD0	0x0000
0x70	J Sense/General	X	X	X	X	X	X	X	X	MMDIS	JS2SEL	X	X	X	X	X	X	N/A
0x72	J Sense/Audio/Status	J51 SPRD	J51 DMX	J50 DMX	J5 MT2	J5 MT1	J5 MT0	J51 EQB	J50 EQB	J51 TMR	J50 TMR	J51 MD	J50 MD	J51 ST	J50 ST	J51 INT	J50 INT	N/A
0x74	Serial Configuration	SLOT16	REGM2	REGM1	REGM0	REGM3	DRF	OMS	CHEN	SPOVR	LBKS1	LBKS0	INT5	CSWP	SPAL	SPDZ	SPLNK	0x1001
0x76	Misc Control Bits	DACZ	AC97NC	MSPLT	LODIS	CLDIS	HPSEL	DMIX1	DMIX0	SPRD	2CMIC	LOSEL	SRU	VREFH	VREFD	MBG1	MBG0	0x0000
0x78	Advanced Jack Sense	X	X	X	X	X	X	X	X	JS3 TMR	JS2 TMR	JS3 MD	JS2 MD	JS3 ST	JS2 ST	JS3 INT	JS2 INT	N/A
0x7C	Vendor ID1	VIDF7	VIDF6	VIDF5	VIDF4	VIDF3	VIDF2	VIDF1	VIDF0	VIDS7	VIDS6	VIDS5	VIDS4	VIDS3	VIDS2	VIDS1	VIDS0	0x4144
0x7E	Vendor ID2	VIDT7	VIDT6	VIDT5	VIDT4	VIDT3	VIDT2	VIDT1	VIDT0	VIDREV7	VIDREV6	VIDREV5	VIDREV4	VIDREV3	VIDREV2	VIDREV1	VIDREV0	0x5375
0x60 pg. 1	CODEC Class/Rev	X	X	X	CL4	CL3	CL2	CL1	CL0	RV7	RV6	RV5	RV4	RV3	RV2	RV1	RV0	N/A
0x62 pg. 1	PCI SVID	PVI15	PVI14	PVI13	PVI12	PVI11	PVI10	PVI9	PVI8	PVI7	PVI6	PVI5	PVI4	PVI3	PVI2	PVI1	PVI0	N/A
0x64 pg. 1	PCI SID	PI15	PI14	PI13	PI12	PI11	PI10	PI9	PI8	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	N/A
0x66 pg. 1	Function Select	X	X	X	X	X	X	X	X	X	X	X	FC3	FC2	FC1	FC0	T/R	0x0000
0x68 pg. 1	Function Information	G4	G3	G2	G1	G0	INV	DL4	DL3	DL2	DL1	DL0	IV	X	X	X	FIP	N/A
0x6A pg. 1	Sense Register	ST2	ST1	ST0	S4	S3	S2	S1	S0	OR1	OR0	SR5	SR4	SR3	SR2	SR1	SR0	N/A

NOTES

Odd register addresses are aliased to the next lower even address.

Registers not shown and bits containing an X are assumed to be reserved.

Reserved registers should not be written. Zeros should be written to reserved bits.

*For AC '97 compatibility, these RM bits must be enabled before they can have any effect.

AD1985

Reset (Index 0x00)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x00	Reset	X	SE4	SE3	SE2	SE1	SE0	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	0x0090

Note: Writing any value to this register performs a register reset, which causes all registers (except Register 0x74) to revert to their default values. Register 0x74 will only reset bits CSWP (D3), LBKS[1:0] (D[6:5]), and OMS (D9). The REGM and serial configuration bits are reset only by an external hardware reset. Reading this register returns the ID code of the part and a code for the type of 3D stereo enhancement.

ID[9:0] Identify Capability: The ID decodes the capabilities of AD1985 based on the following:

Bit = 1	Function	AD1985
ID0	Dedicated Mic PCM In Channel	0
ID1	Reserved (per AC '97, 2.3)	0
ID2	Bass and Treble Control	0
ID3	Simulated Stereo (Mono to Stereo)	0
ID4	Headphone Out Support	1
ID5	Loudness (Bass Boost) Support	0
ID6	18-Bit DAC Resolution	0
ID7	20-Bit DAC Resolution	1
ID8	18-Bit ADC Resolution	0
ID9	20-Bit ADC Resolution	0

SE[4:0] Stereo Enhancement. The AD1985 does not provide hardware 3D stereo enhancement (all bits are 0).

Master Volume Register (Index 0x02)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x02	Master Volume	MM	X	X	LMV4	LMV3	LMV2	LMV1	LMV0	MMRM*	X	X	RMV4	RMV3	RMV2	RMV1	RMV0	0x8000

*For AC '97 compatibility, Bit D7 (MMRM) is available only by setting the MSPLT bit in Register 0x76. The MSPLT bit enables separate mute bits for the left and right channels.

This register controls the LINE_OUT volume controls and mute bit. Each volume subregister contains five bits, generating 32 volume levels with increments of 1.5 dB each.

Because AC '97 defines 6-bit volume registers, to maintain compatibility, whenever the D5 or D13 bit is set to 1, its respective lower five volume bits are automatically set to 1 by the codec logic. On readback, all lower five bits will read 1s whenever these bits are set to 1.

Note that depending on the state of the AC97NC bit in Register 0x76, this register has the following additional functionality:

For AC97NC = 0, the register controls the LINE_OUT output attenuators only.

For AC97NC = 1, the register controls the LINE_OUT, center, and LFE output attenuators.

RMV[5:0]	Right Master Volume Control. The least significant bit represents 1.5 dB. This register controls the output from 0 dB to a maximum attenuation of 46.5 dB.
MMRM	Right Channel Mute. Once enabled by the MSPLT bit in Register 0x76, this bit mutes the right channel separately from the MM bit. Otherwise this bit will always read 0 and will have no effect when set to 1.
LMV[5:0]	Left Master Volume Control. The least significant bit represents 1.5 dB. This register controls the output from 0 dB to a maximum attenuation of 46.5 dB.
MM	Master Volume Mute. When this bit is set to 1, all channels are muted, unless the MSPLT bit in Register 0x76 is set to 1, in which case this mute bit will only affect the left channels.

Volume Settings for Master and Headphone

Reg. 0x76	Control Bits							
	Master Volume (0x02) and Headphone Volume (0x04)							
	Left Channel Volume D[13:8]				Right Channel Volume D[5:0]			
MSPLT*	D15	WRITE	READBACK	Function	D7*	WRITE	READBACK	Function
0	0	00 0000	00 0000	0 dB Gain	x	00 0000	00 0000	0 dB Gain
0	0	00 1111	00 1111	-22.5 dB Gain	x	00 1111	00 1111	-22.5 dB Gain
0	0	01 1111	01 1111	-46.5 dB Gain	x	01 1111	01 1111	-46.5 dB Gain
0	0	1x xxxx	01 1111	-46.5 dB Gain	x	1x xxxx	01 1111	-46.5 dB Gain
0	1	xx xxxx	xx xxxx	-∞ dB Gain, Muted	x	xx xxxx	xx xxxx	-∞ dB Gain, Muted
1	0	1x xxxx	01 1111	-46.5 dB Gain	1	xx xxxx	xx xxxx	-∞ dB Gain, Only Right Muted
1	1	xx xxxx	xx xxxx	-∞ dB Gain, Only Left Muted	0	1x xxxx	01 1111	-46.5 dB Gain
1	1	xx xxxx	xx xxxx	-∞ dB Gain, Left Muted	1	xx xxxx	xx xxxx	-∞ dB Gain, Right Muted

*For AC '97 compatibility, Bit D7 is available only by setting the MSPLT bit, Register 0x76. The MSPLT bit enables separate mute bits for the left and right channels. If MSPLT is not set, Bit D7 has no effect.

Note: x in the above table is a wild card, meaning the value has no effect.

AD1985

Headphone Volume Register (Index 0x04)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x04	Headphones Volume	HPM	X	X	LHV 4	LHV 3	LHV 2	LHV 1	LHV 0	HPRM*	X	X	RHV 4	RHV 3	RHV 2	RHV 1	RHV 0	0x8000

*For AC '97 compatibility, Bit D7 (HPRM) is available only by setting the MSPLT bit in Register 0x76. The MSPLT bit enables separate mute bits for the left and right channels.

This register controls the headphone volume controls for both stereo channels and mute bit. Each volume subregister contains five bits, generating 32 volume levels with increments of 1.5 dB each. Because AC '97 defines 6-bit volume registers, to maintain compatibility, whenever the D5 or D13 bit is set to 1, its respective lower five volume bits are automatically set to 1 by the codec logic. On readback, all lower five bits will read 1s whenever these bits are set to 1. See Volume Settings for Master and Headphone table, above.

Note that depending on the state of the AC97NC bit in Register 0x76, this register has the following additional functionality:

For AC97NC = 0, the register has no control over the SURR_OUT/HP_OUT outputs (see Register 0x38).

For AC97NC = 1, the register controls the SURR_OUT/HP_OUT output attenuators.

RHV[5:0]	Right Headphone Volume Control. The least significant bit represents 1.5 dB. This register controls the output from 0 dB to a maximum attenuation of 46.5 dB.
HPRM	Right Channel Mute. Once enabled by the MSPLT bit in Register 0x76, this bit mutes the right channel separately from the HPM bit. Otherwise this bit will always read 0 and will have no effect when set to 1.
LHV[5:0]	Left Headphone Volume Control. The least significant bit represents 1.5 dB. This register controls the output from 0 dB to a maximum attenuation of 46.5 dB.
HPM	Headphones Volume Mute. When this bit is set to 1, both the left and right channels are muted, unless the MSPLT bit in Register 0x76 is set to 1, in which case this mute bit will only affect the left channel.

Mono Volume (Index 0x06)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x06	Mono Volume	MVM	X	X	X	X	X	X	X	X	X	X	MV4	MV3	MV2	MV1	MV0	0x8000

This register controls the Mono output volume and mute bit. The volume register contains five bits, generating 32 volume levels with increments of 1.5 dB each. Because AC '97 defines 6-bit volume registers, to maintain compatibility, whenever the

D5 bit is set to 1, its respective lower five volume bits are automatically set to 1 by the codec logic. On readback, all lower five bits will read 1s whenever this bit is set to 1.

MV[5:0]	Mono Volume Control. The least significant bit represents 1.5 dB. This register controls the output from 0 dB to a maximum attenuation of 46.5 dB.
MVM	Mono Volume Mute. When this bit is set to 1, the channel is muted.

Volume Settings for Mono

D15	Control Bits D[4:0] for Mono (0x06)		Function
	WRITE	READBACK	
0	0 0000	0 0000	0 dB Gain
0	0 1111	0 1111	-22.5 dB Gain
0	1 1111	1 1111	-46.5 dB Gain
1	x xxxx	x xxxx	-∞ dB Gain, Muted

Note: x in the above table is a wild card, meaning the value has no effect.

AD1985

PC Beep Register (Index 0x0A)

Reg	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0A	PC Beep Volume	PCBM	X	X	PCBF7	PCBF6	PCBF5	PCBF4	PCBF3	PCBF2	PCBF1	PCBF0	PCBV3	PCBV2	PCBV1	PCBV0	X	0x8000

This register controls the level and frequency for the digital PC beep generated by the codec.

PV3–PV0	Controls the volume of the generated signal. Each step corresponds to approximately 3 dB of attenuation. The MSB of the register is the mute bit. When this bit is set to 1, the level for the signal is set at $-\infty$ dB.
PCBF7–PCBF0	These bits are writeable, and the codec-digital PCBEEP generation is supported. The beep frequency generated is the result of dividing the 48 kHz clock by 4 times the number specified in PCBF[7:0], allowing tones from 47 Hz to 12 kHz. A value of 0x00 in Bits PCBF[7:0] disables internal PC beep generation. The PV bits control the volume level of the generated signal.

The register default value is 0x8000, which corresponds to 0 dB attenuation with mute on.

PCBM	PV3–PV0	Function
0	0000	0 dB Attenuation
0	1111	45 dB Attenuation
1	xxxx	∞ dB Attenuation

PCBF	Frequency of PC Beep
0x00	PC Beep Disabled
0x01	12 kHz
0x0C	1 kHz
0xFF	47 Hz

Phone_in Volume (Index 0x0C)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0C	Phone_in Volume	PHM	X	X	X	X	X	X	X	X	X	X	PHV4	PHV3	PHV2	PHV1	PHV0	0x8008

PHV[4:0]	Phone Volume. Allows setting the Phone Volume gain/attenuator to one of 32 levels. The LSB represents 1.5 dB, and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, with mute bit enabled.
PHM	Phone Mute. When this bit is set to 1, the Phone channel is muted.

Volume Settings for Phone and MIC

D15	Control Bits D[4:0] Phone (0x0C) and MIC (0x0E)		Function
	WRITE	READBACK	
0	0 0000	0 0000	12 dB Gain
0	0 1000	0 1000	0 dB Gain
0	1 1111	1 1111	–34.5 dB Gain
1	x xxxx	x xxxx	–∞ dB Gain, Muted

Note: x in the above table is a wild card, meaning the value has no effect.

Microphone Volume (Index 0x0E)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0E	Mic Volume	MCM	X	X	X	X	X	X	X	X	M20	X	MCV4	MCV3	MCV2	MCV1	MCV0	0x8008

This register controls the volume, gain boost, and mute for the gain/attenuators on both the left (MIC1) and right (MIC2) paths to the mixer. There is no separate control for left and right on

this path. The signal paths must be identical, hence the single control for both.

MCV[4:0]	MIC Volume. Allows setting the MIC volume gain/attenuator to one of 32 levels. The LSB represents 1.5 dB, and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, with mute enabled.
M20	MIC Gain Boost. This bit allows setting additional MIC gain to increase the microphone sensitivity. The nominal gain boost by default is +20 dB, however Bits D0 and D1 (MBG[1:0]) on the Miscellaneous Control Bits Register (0x76), allow changing the gain boost to +10 dB or +30 dB if necessary. 0 = Disabled; Gain = 0 dB 1 = Enabled; Default Gain = +20 dB (see Register 0x76, Bits D0, D1)
MCM	MIC Mute. When this bit is set to 1, both channels are muted.

Line In Volume (Index 0x10)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x10	Line In Volume	LM	X	X	LLV4	LLV3	LLV2	LLV1	LLV0	LVRM*	X	X	RLV4	RLV3	RLV2	RLV1	RLV0	0x8808

*For AC '97 compatibility, Bit D7 (LVRM) is available only by setting the MSPLT bit in Register 0x76. The MSPLT bit enables separate mute bits for the left and right channels.

RLV[4:0]	Right Line In Volume. Allows setting the line in right channel gain/attenuator to one of 32 levels. The LSB represents 1.5 dB, and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
LVRM	Right Channel Mute. Once enabled by the MSPLT bit in Register 0x76, this bit mutes the right channel separately from the LM bit. Otherwise this bit will always read 0 and will have no effect when set to 1.
LLV[4:0]	Line In Volume Left. Allows setting the line in left channel gain/attenuator to one of 32 levels. The LSB represents 1.5 dB, and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
LM	Line In Mute. When this bit is set to 1, both the left and right channels are muted, unless the MSPLT bit in Register 0x76 is set to 1, in which case this mute bit will affect only the left channel.

Volume Settings for Line In, CD Volume, AUX, and PCM Out

Reg. 0x76	Control Bits							
	Line In (0x10), CD (0x12), AUX (0x16), and PCM Out (0x18)							
	Left Channel Volume D[12:8]				Right Channel Volume D[4:0]			
MSPLT*	D15	WRITE	READBACK	Function	D7*	WRITE	READBACK	Function
0	0	0 0000	0 0000	12 dB Gain	x	0 0000	0 0000	12 dB Gain
0	0	0 1000	0 1000	0 dB Gain	x	0 1000	0 1000	0 dB Gain
0	0	1 1111	1 1111	–34.5 dB Gain	x	1 1111	1 1111	–34.5 dB Gain
0	1	x xxxx	x xxxx	–∞ dB Gain, Muted	x	x xxxx	x xxxx	–∞ dB Gain, Muted
1	0	1 1111	1 1111	–34.5 dB Gain	1	x xxxx	x xxxx	–∞ dB Gain, Only Right Muted
1	1	x xxxx	x xxxx	–∞ dB Gain, Only Left Muted	0	1 1111	1 1111	–34.5 dB Gain
1	1	x xxxx	x xxxx	–∞ dB Gain, Left Muted	1	x xxxx	x xxxx	–∞ dB Gain, Right Muted

*For AC '97 compatibility, Bit D7 is available only by setting the MSPLT bit, Register 0x76. The MSPLT bit enables separate mute bits for the left and right channels. If MSPLT is not set, RM bit has no effect.

Note: x in the above table is a wild card, meaning the value has no effect.

CD Volume (Index 0x12)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x12	CD Volume	CM	X	X	LCV4	LCV3	LCV2	LCV1	LCV0	CDRM*	X	X	RCV4	RCV3	RCV2	RCV1	RCV0	0x8808

*For AC97 compatibility, Bit D7 (CDRM) is available only by setting the MSPLT bit in Register 0x76. The MSPLT bit enables separate mute bits for the left and right channels. See the Volume Settings for Line In, CD Volume, AUX, and PCM Out table, above.

RCV[4:0]	Right CD Volume. Allows setting the CD right channel gain/attenuator to one of 32 levels. The LSB represents 1.5 dB, and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
CDRM	Right Channel Mute. Once enabled by the MSPLT bit in Register 0x76, this bit mutes the right channel separately from the CM bit. Otherwise this bit will always read 0 and will have no effect when set to 1.
LCV[4:0]	Left CD Volume. Allows setting the CD left channel gain/attenuator to one of 32 levels. The LSB represents 1.5 dB, and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
CM	CD Volume Mute. When this bit is set to 1, both the left and right channels are muted, unless the MSPLT bit in Register 0x76 is set to 1, in which case this mute bit will only affect the left channel.

AUX In Volume (Index 0x16)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x16	AUX Volume	AVM	X	X	LAV4	LAV3	LAV2	LAV1	LAV0	AVRM*	X	X	RAV4	RAV3	RAV2	RAV1	RAV0	0x8808

*For AC '97 compatibility, Bit D7 (AVRM) is available only by setting the MSPLT bit in Register 0x76. The MSPLT bit enables separate mute bits for the left and right channels. See the Volume Settings for Line In, CD Volume, AUX, and PCM Out table, above.

RAV[4:0]	Right AUX Volume. Allows setting the AUX right channel gain/attenuator to one of 32 levels. The LSB represents 1.5 dB, and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
AVRM	Right Channel Mute: Once enabled by the MSPLT bit in Register 0x76, this bit mutes the right channel separately from the AVM bit. Otherwise this bit will always read 0 and will have no effect when set to 1.
LAV[4:0]	Left AUX Volume. Allows setting the AUX left channel gain/attenuator to one of 32 levels. The LSB represents 1.5 dB, and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
AVM	AUX Volume Mute. When this bit is set to 1, both the left and right channels are muted, unless the MSPLT bit in Register 0x76 is set to 1, in which case this mute bit will only affect the left channel.

PCM Out Volume (Index 0x18)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x18	PCM Out Vol	OM	X	X	LOV4	LOV3	LOV2	LOV1	LOV0	OMRM*	X	X	ROV4	ROV3	ROV2	ROV1	ROV0	0x8808

*For AC '97 compatibility, Bit D7 (OMRM) is available only by setting the MSPLT bit in Register 0x76. The MSPLT bit enables separate mute bits for the left and right channels. See the Volume Settings for Line In, CD Volume, AUX, and PCM Out table, above.

Note that depending on the state of the AC97NC bit in Register 0x76, this register has the following additional functionality:

For AC97NC = 0, the register also controls the Surround, Center, and LFE DAC Gain/Attenuators.

For AC97NC = 1, the register controls the PCM Out Volume only.

ROV[4:0]	Right PCM Out Volume. Allows setting the PCM right channel gain/attenuator to one of 32 levels. The LSB represents 1.5 dB, and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
OMRM	Right Channel Mute. Once enabled by the MSPLT bit in Register 0x76, this bit mutes the right channel separately from the OM bit. Otherwise this bit will always read 0 and will have no effect when set to 1.
LOV[4:0]	Left PCM Out Volume. Allows setting the PCM left channel gain/attenuator to one of 32 levels. The LSB represents 1.5 dB, and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
OM	PCM Out Volume Mute. When this bit is set to 1, both the left and right channels are muted, unless the MSPLT bit in Register 0x76 is set to 1, in which case this mute bit will only affect the left channel.

AD1985

Record Select Control Register (Index 0x1A)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x1A	Record Select	X	X	X	X	X	LS2	LS1	LS0	X	X	X	X	X	RS2	RS1	RS0	0x0000

This register is used to select the record source, independently for the right and left channels.

For single MIC recording see MS bit (Register 0x20) for MIC1 and MIC2 input selection.

For dual MIC recording see 2CMIC bit (Register 0x76) to enable simultaneous recording into L/R channels.

The default value is 0x0000, which corresponds to MIC input for both channels.

RS[2:0]	Right Record Select: See table below.
LS[2:0]	Left Record Select: See table below.

LS[2:0]	Left Record Select			
0	OMS	2CMIC	MS	
	0	0	0	MIC 1 (mono)
	0	0	1	MIC 2 (mono)
	0	1	0	MIC 1 (stereo)
	0	1	1	MIC 2 (stereo)
	1	0	0	CENTER (mono)
	1	0	1	LFE (mono)
	1	1	0	CENTER (stereo)
	1	1	1	LFE (stereo)
1	CD_IN (left)			
2	muted			
3	AUX_IN (left)			
4	LINE_IN (left)			
5	Stereo Mix (left)			
6	Mono Mix (mono)			
7	PHONE_IN (mono)			
RS[2:0]	Right Record Select			
0	OMS	2CMIC	MS	
	0	0	0	MIC 1 (mono)
	0	0	1	MIC 2 (mono)
	0	1	0	MIC 2 (stereo)
	0	1	1	MIC 1 (stereo)
	1	0	0	CENTER (mono)
	1	0	1	LFE (mono)
	1	1	0	LFE (stereo)
	1	1	1	CENTER (stereo)
1	CD_IN (right)			
2	muted			
3	AUX_IN (right)			
4	LINE_IN (right)			
5	Stereo Mix (right)			
6	Mono Mix (mono)			
7	PHONE_IN (mono)			

Record Gain (Index 0x1C)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x1C	Record Gain	IM	X	X	X	LIV3	LIV2	LIV1	LIV0	IMRM*	X	X	X	RIV3	RIV2	RIV1	RIV0	0x8000

*For AC '97 compatibility, Bit D7 (IMRM) is available only by setting the MSPLT bit in Register 0x76. The MSPLT bit enables separate mute bits for the left and right channels.

RIV[3:0]	Right Input Mixer Gain Control. Each LSB represents 1.5 dB and the gain range is 0 dB to +22.5 dB.
IMRM	Right Channel Mute. Once enabled by the MSPLT bit in Register 0x76, this bit mutes the right channel separately from the IM bit. Otherwise this bit will always read 0 and will have no effect when set to 1.
LIV[3:0]	Left Input Mixer Gain Control. Each LSB represents 1.5 dB and the gain range is 0 dB to +22.5 dB.
IM	Input Mute. When this bit is set to 1, both the left and right channels are muted, unless the MSPLT bit in Register 0x76 is set to 1, in which case this mute bit will only affect the left channel.

IM	xIM3-xIM0	Function
0	1111	+22.5 dB Gain
0	0000	0 dB Gain
1	xxxxx	Muted

AD1985

General Purpose Register (Index 0x20)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x20	General-Purpose	X	X	X	X	DRSS1	DRSS0	MIX	MS	LPBK	X	X	X	X	X	X	X	0x0000

LPBK	Loopback Control. This bit enables the digital internal loopback from the ADC to the Front DAC. This feature is normally used for test and troubleshooting. See LBKS bit in Register 0x74 for changing the loopback path to use the Surround or Center/LFE DACs.				
MS	MIC Select. Selects MIC input into the Record Selector input and also selects the input to the analog mixer. Note: See the 2CMIC (Bit D7 Reg. 0x76) to enable simultaneous dual microphone recording. See the OMS (Bit D9 Reg. 0x74) to enable output line sharing for the Microphone inputs. The following chart shows which of the codec I/O pins is used for the microphone source from the various settings of the microphone control bits.				
	OMS	2CMIC	MS	Left Channel	Right Channel
	0	0	0	MIC 1 (mono)	MIC 1 (mono)
	0	0	1	MIC 2 (mono)	MIC 2 (mono)
	0	1	0	MIC 1 (stereo)	MIC 2 (stereo)
	0	1	1	MIC 2 (stereo)	MIC 1 (stereo)
	1	0	0	CENTER (mono)	CENTER (mono)
	1	0	1	LFE (mono)	LFE (mono)
	1	1	0	CENTER (stereo)	LFE (stereo)
	1	1	1	LFE (stereo)	CENTER (stereo)
MIX	Mono Output Select. Selects mono output audio source. 0 = Mixer output. Default. 1 = Selected MIC channel (selected channel is unaffected by 2CMIC setting).				
	MIX	OMS	MS	Mono Output	
	0	X	X	Mixer_mono (default)	
	1	0	0	MIC 1 (mono)	
	1	0	1	MIC 2 (mono)	
	1	1	0	CENTER (mono)	
	1	1	1	LFE (mono)	
DRSS[1:0]	Double Rate Slot Select. The DRSS bits specify the slots for the n + 1 sample outputs. PCM L (n + 1) and PCM R (n + 1) data are by default provided in output slots 10 and 11. 00: PCM L, R n + 1 data is on slots 10, 11 (reset default). 01: PCM L, R n + 1 data is on slots 7, 8. 10: Reserved. 11: Reserved.				

Audio Interrupt and Paging Mechanism Register (Index 0x24)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x24	Audio Interrupt and Paging	I4	I3	I2	I1	I0	X	X	X	X	X	X	X	PG3	PG2	PG1	PG0	0xFFFF

This register controls the Audio Interrupt and Register Paging mechanisms.

I4	<p>Interrupt Status (read/write), default is 0.</p> <p>0: Interrupt is clear.</p> <p>1: Interrupt was generated.</p> <p>Interrupt event is cleared by writing a 1 to this bit. The interrupt status bit will change regardless of the setting of interrupt enable (I0). An interrupt in the GPI in slot 12 in the AC Link will follow this bit change when interrupt enable (I0) is unmasked. If this bit is set, one or both of I3 or I2 must be set to indicate the interrupt cause.</p>
I[3:2]	<p>Interrupt Cause (read-only), default is 0.</p> <p>I [2] = 0: Sense status has not changed (did not cause interrupt).</p> <p>I [2] = 1: Sense cycle completed or new sense information is available.</p> <p>I [3] = 0: GPIO status change did not cause interrupt (default)</p> <p>I [3] = 1: GPIO status change caused interrupt.</p> <p>These bits will indicate the cause(s) of an interrupt. This information should be used to service the correct interrupting event(s). If the Interrupt Status bit (I4) is set, one or both of these bits must be set to indicate the interrupt cause.</p> <p>Hardware resets these bits back to 0 when the Interrupt Status bit is cleared.</p>
I1	<p>Sense Cycle (read/write), default is 0.</p> <p>0: Sense cycle not in progress.</p> <p>1: Sense cycle start.</p> <p>Writing a 1 to this bit causes a sense cycle start if supported.</p> <p>If a sense cycle is in progress, writing a 0 to this bit will abort the sense cycle. The data in the Sense Result register (0x6A, Page 1) may or may not be valid, as determined by the IV bit in that register.</p>
I0	<p>Interrupt Enable (read/write), default is 0.</p> <p>0: Interrupt generation is masked.</p> <p>1: Interrupt generation is un-masked.</p> <p>Software should not unmask the interrupt unless the AC '97 controller ensures that no conflict is possible with modem slot 12—GPI functionality. AC '97 2.2 compliant controllers will not likely support audio codec interrupt infrastructure. In that case, software can poll the interrupt status after initiating a sense cycle and waiting for "Sense Cycle Max Delay" (defined by software) to determine if an interrupting event has occurred.</p>
X	Reserved.
PG[3:0]	<p>Page Selector (read/write), default is 0x0.</p> <p>0: Vendor Specific.</p> <p>0x1: Page ID 01, registers defined in AC '97, Rev. 2.3.</p> <p>0x2–0xF: Reserved Pages.</p> <p>This register is used to select a descriptor of 16-word pages between Registers 0x60 and 0x6F. A value of 0x0 is used to select vendor specific space to maintain compatibility with AC '97 2.2 vendor specific registers.</p> <p>System software can determine implemented pages by writing the page number and reading the value back. If the value read back does not match the value written, the page is not implemented.</p> <p>All implemented pages must be in consecutive order (i.e., page 0x2 cannot be implemented without page 0x1).</p>

Power-Down Control/Status Register (Index 0x26)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x26	Power-Down Cntrl/Stat	EAPD	PR6	PR5	PR4	PR3	PR2	PR1	PR0	X	X	X	X	REF	ANL	DAC	ADC	N/A

Note: The ready bits are read-only; writing to REF, ANL, DAC, ADC will have no effect. These bits indicate the status for the AD1985 subsections. If the bit is a 1 then that subsection is *ready*. *Ready* is defined as the subsection able to perform in its nominal state.

ADC	ADC Sections Ready to Transmit Data.
DAC	DAC Sections Ready to Accept Data.
ANL	Analog Amplifiers, Attenuators, and Mixers Ready.
REF	Voltage References, V_{REF} and V_{REFOUT} , up to nominal level.
PR[6:0]	Codec Power-Down Modes. Some bits can be used individually while others are used in combination.
PR0	ADCs and Input Mux Power-Down. Default setting is 0. Clearing this bit will enable V_{REF} regardless of the state of PR3.
PR1	DACs Power-Down. Also powers down the EQ circuitry. Default setting is 0. Clearing this bit will enable V_{REF} regardless of the state of PR3.
PR2	Mixer Power-Down. Default setting is 0.
PR3	Power Down V_{REF} and V_{REFOUT} . Default setting is 0. May be used in combination with PR2 or by itself. If all the ADCs and DACs are not powered down setting this bit will have no effect on the V_{REF} and will only power down V_{REFOUT} .
PR4	AC Link Interface Power-Down. Default setting is 0. The reference and the mixer can be either up or down, but all power-up sequences must be allowed to run to completion before PR5 and PR4 are both set. In multiple-codec systems, the master codec's PR4 bit controls the slave codec. In the slave codec the PR4 bit has no effect except to enable or disable PR5.
PR5	Internal Clocks Disabled. Default setting is 0. PR5 has no effect unless all ADCs, DACs, and the AC Link are powered down (e.g., PR0, PR1, PR4). The reference and the mixer can be either up or down, but all power-up sequences must be allowed to run to completion before PR5 and PR4 are both set. In multiple codec systems, the master codec's PR5 controls the slave codec. PR5 is effective in the slave codec if the master's PR5 bit is clear.
PR6	Powers Down the Headphone Amplifiers. Default setting is 0.
EAPD	External Audio Power Down Control. Controls the state of the EAPD pin. EAPD = 0 sets the EAPD pin low, enabling an external power amplifier. (Reset default.) EAPD = 1 sets the EAPD pin high, shutting the external power amplifier off.




Figure 11. Example of AC '97 Power-Down/Power-Up Flow

Extended Audio ID Register (Index 0x28)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x28	Extended Audio ID	AID1	AID0	X	X	REV1	REV0	AMAP	AIDLDAC	AIDSDAC	AIDCDAC	DSA1	DSA0	X	AIDSPDIF	AIDDRA	AIDVRA	0xXBC7

The Extended Audio ID register identifies which extended audio features are supported. A nonzero Extended Audio ID value indicates that one or more of the extended audio features are supported.

AIDVRA	Variable Rate PCM Audio support. (Read-only.) This bit returns a 1 when read to indicate that Variable Rate PCM Audio is supported.
AIDSPDIF	SPDIF support. (Read-only.) This bit returns a 1 when read to indicate that SPDIF transmitter is supported. (IEC958).
DRA	Double Rate Audio. (Read-only.) This bit returns a 1 when read to indicate that the optional Double Rate PCM Audio is supported for PCM L and PCM R
DSA[1:0]	DAC Slot Assignments. (Read/write; reset default = 00.) 00: DACs 1, 2 = 3 and 4 DACs 3, 4 = 7 and 8 DACs 5, 6 = 6 and 9 01: DACs 1, 2 = 7 and 8 DACs 3, 4 = 6 and 9 DACs 5, 6 = 10 and 11 10: DACs 1, 2 = 6 and 9 DACs 3, 4 = 10 and 11 DACs 5, 6 = 3 and 4 11: DACs 1, 2 = 10 and 11 DACs 3, 4 = 3 and 4 DACs 5, 6 = 7 and 8
AIDCDAC	PCM CENTER DAC support. (Read-only.) This bit returns a 1 when read to indicate that PCM Center DAC is supported.
AIDSDAC	PCM Surround DAC support. (Read-only.) This bit returns a 1 when read to indicate that PCM Surround left and right DACs are supported.
AIDLDAC	PCM LFE DAC support. (Read-only.) This bit returns a 1 when read to indicate that PCM LFE DAC is supported.
AMAP	Slot DAC mappings based on Codec ID. (Read-only.) This bit returns a 1 when read to indicate that slot/DAC mappings based on Codec ID is supported.
REV[1:0]	REV[1:0] = 10 indicates that codec is AC '97 Revision 2.3 compliant. (Read-only.)
AID[1:0]	Indicates codec configuration. (Read-only.) 00 = Primary. 01, 10, 11 = Secondary.

AD1985

Extended Audio Status and Control Register (Index 0x2A)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2A	Extended Audio Stat/Ctrl	VFORCE	X	PRK	PRJ	PRI	SPCV	X	ASCLDAC	ASCSDAC	ASCCDAC	SPSA1	SPSA0	X	ASCSPDF	ASCDRA	ASCVRA	0xFFFF

The Extended Audio Status and Control Register is a read/write register that provides status and control of the extended audio features.

ASCVRA	Variable Rate Audio. (Read/write.) ASCVRA = 0 sets Fixed Sample Rate Audio at 48 kHz (reset default). ASCVRA = 1 enables Variable Rate Audio mode (enables Sample Rate Registers and AC '97 SLOTREQ Signaling).
ASCDRA	Double Rate Audio. ASCDRA = 1 enables Double-Rate Audio mode in which data from PCM L and PCM R in output slots 3 and 4 is used in conjunction with PCM L (n+1) and PCM R (n+1) data to provide DAC streams at twice the sample rate designated by the PCM Front Sample Rate Control Register. When using the Double Rate audio only the Front DACs are supported, and all other DACs (Surround, Center and LFE) are automatically powered down. Note that ASCDRA can be used without ASCVRA; in that case the converter rates are forced to 96 kHz if ASCDRA = 1.
ASCSPDF	SPDIF Transmitter Subsystem Enable/Disable Bit. (Read/write.) ASCSPDF = 1 enables the SPDIF transmitter. ASCSPDF = 0 disables the SPDIF transmitter (default). This bit is also used to validate that the SPDIF transmitter output is actually enabled. The ASCSPDF bit is only allowed to be set high if the SPDIF pin (48) is pulled down at power-up, enabling the codec transmitter logic. If the SPDIF pin is floating or pulled high at power-up, the transmitter logic is disabled, and therefore the ASCSPDF bit returns a low, indicating that the SPDIF transmitter is not available. This bit must always be read back, to verify that the SPDIF transmitter is actually enabled.
SPSA[1,0]	SPDIF Slot Assignment Bits. (Read/write.) These bits control the SPDIF slot assignment and respective defaults, depending on the codec ID configuration. (See following table.)
ASCCDAC	Center DAC Status. (Read-only.) ASCCDAC = 1 Indicates the PCM Center DAC is ready.
ASCSDAC	Surround DAC Status. (Read-only.) ASCSDAC = 1 Indicates the PCM Surround DACs are ready.
ASCLDAC	LFE DAC Status. (Read-only.) ASCLDAC = 1 Indicates the PCM LFE DAC is ready.
SPCV	SPDIF Configuration Valid. (Read-only.) Indicates the status of the SPDIF transmitter subsystem, enabling the driver to determine if the currently programmed SPDIF configuration is supported. SPCV is always valid, independent of the SPDIF enable bit status. SPCV = 0 indicates current SPDIF configuraton (SPSA, SPSR, DAC slot rate, DRS) is not valid (not supported). SPCV = 1 indicates current SPDIF configuration (SPSA, SPSR, DAC slot rate, DRS) is valid (is supported).
PRI	Center DAC Power-Down. (Read/write.) PRI = 1 mutes the PCM Center DAC. Essentially, PRI + PRK = powered off Center/LFE DACs.
PRJ	Surround DACs Power-Down. (Read/write.) PRJ = 1 turns off the PCM Surround DACs.
PRK	LFE DAC Power-Down. (Read/write.) PRK = 1 mutes the PCM LFE DAC. Essentially, PRI + PRK = powered off Center/LFE DACs.
VFORCE	Validity Force Bit. (Reset default = 0.) When asserted, this bit forces the SPDIF stream "Validity" flag (Bit <28> within each SPDIF L/R subframe) to be controlled by the "V" bit (D15) in Register 0x3A (SPDIF control register). VFORCE = 0 and "V" = 0: The "Validity" bit is managed by the codec error detection logic. VFORCE = 0 and "V" = 1: The "Validity" bit is forced high, indicating subframe data is invalid. VFORCE = 1 and "V" = 0: The "Validity" bit is forced low, indicating subframe data is valid. VFORCE = 1 and "V" = 1: The "Validity" bit is forced high, indicating subframe data is invalid.

AC '97 2.3 AMAP Compliant Default SPDIF Slot Assignments

Codec ID	Function	SPSA = 00	SPSA = 01	SPSA = 10	SPSA = 11
00	2-ch Primary w/SPDIF	3 and 4	7 and 8 [default]	6 and 9	10 and 11
00	4-ch Primary w/SPDIF	3 and 4	7 and 8	6 and 9 (default)	10 and 11
00	6-ch Primary w/SPDIF	3 and 4	7 and 8	6 and 9	10 and 11 (default)
01	+2-ch Secondary w/SPDIF	3 and 4	7 and 8	6 and 9 (default)	
01	+4-ch Secondary w/SPDIF	3 and 4	7 and 8	6 and 9	10 and 11 (default)
10	+2-ch Secondary w/SPDIF	3 and 4	7 and 8	6 and 9 (default)	
10	+4-ch Secondary w/SPDIF	3 and 4	7 and 8	6 and 9	10 and 11 (default)
11	+2-ch Secondary w/SPDIF	3 and 4	7 and 8	6 and 9	10 and 11 (default)

PCM Front DAC Rate Register (Index 0x2C)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2C	PCM Front DAC Rate	SRF15	SRF14	SRF13	SRF12	SRF11	SRF10	SRF9	SRF8	SRF7	SRF6	SRF5	SRF4	SRF3	SRF2	SRF1	SRF0	0xBB80

This read/write sample rate control register contains 16-bit unsigned values, representing the rate of operation in Hz.

SR[15:0]	Sample Rate. The sampling frequency range is from 7 kHz (0x1B58) to 48 kHz (0xBB80) in 1 Hz increments. The codec may not function correctly if frequencies are written outside this range. If 0 is written to ASCVRA (Reg 0x2A), then the sample rate is reset to 48 kHz.
----------	--

PCM Surround DAC Rate Register (Index 0x2E)

Reg Num	NAME	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2E	PCM Surr DAC Rate	SRS15	SRS14	SRS13	SRS12	SRS11	SRS10	SRS9	SRS8	SRS7	SRS6	SRS5	SRS4	SRS3	SRS2	SRS1	SRS0	0xBB80

This read/write sample rate control register contains 16-bit unsigned values, representing the rate of operation in Hz.

This register sets the sample rate for the SURROUND DAC. This register's reset default is to be locked to the PCM Front DAC sample rate register (0x2C). To unlock this register, bit SSRU in Register 0x76 must be asserted.

SRS[15:0]	Sample Rate. The sampling frequency range is from 7 kHz (0x1B58) to 48 kHz (0xBB80) in 1 Hz increments. The codec may not function correctly if frequencies are written outside this range. If 0 is written to ASCVRA (Reg 0x2A), then the sample rate is reset to 48 kHz.
-----------	--

PCM LFE (and Center) DAC Rate Register (Index 0x30)

Reg Num	NAME	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x30	PCM LFE/C DAC Rate	SRCL15	SRCL14	SRCL13	SRCL12	SRCL11	SRCL10	SRCL9	SRCL8	SRCL7	SRCL6	SRCL5	SRCL4	SRCL3	SRCL2	SRCL1	SRCL0	0xBB80

This read/write sample rate control register contains 16-bit unsigned values, representing the rate of operation in Hz.

This register sets the sample rate for the LFE DAC and Center DAC. This register's reset default is to be locked to the PCM Front DAC sample rate register (0x2C). To unlock this register, bit SSRU in Register 0x76 must be asserted.

SRCL[15:0]	Sample Rate. The sampling frequency range is from 7 kHz (0x1B58) to 48 kHz (0xBB80) in 1 Hz increments. The codec may not function correctly if frequencies are written outside this range. If 0 is written to ASCVRA (Reg 0x2A), then the sample rate is reset to 48 kHz.
------------	--

PCM ADC Rate Register (Index 0x32)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x32	PCM L/R ADC Rate	SRA15	SRA14	SRA13	SRA12	SRA11	SRA10	SRA9	SRA8	SRA7	SRA6	SRA5	SRA4	SRA3	SRA2	SRA1	SRA0	0xBB80

This read/write sample rate control register contains 16-bit unsigned values, representing the rate of operation in Hz.

SR[15:0]	Sample Rate. The sampling frequency range is from 7 kHz (0x1B58) to 48 kHz (0xBB80) in 1 Hz increments. The codec may not function correctly if frequencies are written outside this range. If 0 is written to ASCVRA (Reg 0x2A), then the sample rate is reset to 48 kHz.
----------	--

CENTER/LFE Volume Control Register (Index 0x36)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x36	Center/LFE volume	LFEM	X	X	LFE4	LFE3	LFE2	LFE1	LFE0	CNTM	X	X	CNT4	CNT3	CNT2	CNT1	CNT0	0x8080

This register controls the Center and LFE output volumes and mute bits. The volume register contains five bits, generating 32 volume levels with increments of 1.5 dB each. Because AC'97 defines 6-bit volume registers, to maintain compatibility, whenever the D5 or D13 bit is set to 1, its respective lower five volume bits are automatically set to 1 by codec logic. On read-back, all lower five bits will read 1s whenever this bit is set to 1.

Note that depending on the state of the AC 97NC bit in Register 0x76, this register operates as follows:

For AC97NC = 0, the register controls the Center and LFE output pin Attenuators. The range is 0 dB to –46.5 dB.

For AC97NC = 1, the register controls the Center and LFE DAC Gain/Attenuators. The range is +12 dB to –34.5 dB.

CNT[4:0]	CENTER Volume Control.
CNTM	CENTER Volume Mute. When this bit is set to 1, the channel is muted.
LFE[4:0]	LFE Volume Control.
LFEM	LFE Volume Mute. When this bit is set to 1, the channel is muted.

Note: When the CSWP bit (Register 0x74) is set to 1 the definition of these volume controls for left and right are swapped, i.e., LFE[4:0] and LFEM control center volume/mute, CNT[4:0] and CNTM control LFE volume/mute.

CNTM (LMEM)	CNT5 (LFE5)–CNT0 (LFE0)		Function with AC97NC = 0	Function with AC97NC = 1
	WRITE	READBACK		
0	00 0000	00 0000	0 dB Gain	+12 dB Gain
0	00 1111	00 1111	–22.5 dB Gain	–10.5 dB Gain
0	01 1111	01 1111	–46.5 dB Gain	–34.5 dB Gain
0	1x xxxx	01 1111	–46.5 dB Gain	Indeterminate ¹
1	xx xxxx	xx xxxx	Muted, –∞ dB Gain	Muted, –∞ dB Gain

Note: x in the above table is a wild card, meaning the value has no effect.

¹When AC97NC is set to 1, there is only a 5-bit gain/attenuator to control, so the sixth bit, i.e., the MSB, does not control anything. Therefore, the 5-bit gain setting is indeterminate since the five LSBs are listed as wild cards.

Surround Volume Control Register (Index 0x38)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x38	Surround Volume	LSM	X	LSR5	LSR4	LSR3	LSR2	LSR1	LSR0	RSM	X	RSR5	RSR4	RSR3	RSR2	RSR1	RSR0	0x8080

This register controls the Surround volume controls for both stereo channels and mute bits. Each volume subregister contains five bits, generating 32 volume levels with increments of 1.5 dB each. Because AC '97 defines 6-bit volume registers, to maintain compatibility, whenever the D5 or D13 bit is set to 1, its respective lower five volume bits are automatically set to 1 by the codec logic. On read-back all lower five bits will read 1s whenever these bits are set to 1.

Note that depending on the state of the AC97NC bit in Register 0x76, this register operates as follows:

For AC97NC = 0, the register controls the Surround output pin attenuators. The range is 0 dB to -46.5 dB.

For AC97NC = 1, the register controls the Surround DAC gain/attenuators. The range is +12 dB to -34.5 dB.

RSR[5:0]	Right Surround Volume Control.
RSM	Right Surround Volume Mute. When this bit is set to 1, the right channel is muted.
LSR[5:0]	Left Surround Volume Control.
LSM	Left Surround Volume Mute. When this bit is set to 1, the left channel is muted.

LSM (RSM)	xSR5-xSR0		Function with AC97NC = 0	Function with AC97NC = 1
	WRITE	READBACK		
0	00 0000	00 0000	0 dB Gain	+12 dB Gain
0	00 1111	00 1111	-22.5 dB Gain	-10.5 dB Gain
0	01 1111	01 1111	-46.5 dB Gain	-34.5 Gain
0	1x xxxx	01 1111	-46.5 dB Gain	Indeterminate ¹
1	xx xxxx	xx xxxx	Muted, -∞ dB Gain	Muted, -∞ dB Gain

Note: x in the above table is a wild card, meaning the value has no effect.

¹When AC97NC is set to 1, there is only a 5-bit gain/attenuator to control, so the sixth bit, i.e., the MSB, does not control anything. Therefore, the 5-bit gain setting is indeterminate since the five LSBs are listed as wild cards.

AD1985

SPDIF Control Register (Index 0x3A)

Reg.Num.	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x3A	SPDIF Control	V	X	SPSR1	SPSR0	L	CC6	CC5	CC4	CC3	CC2	CC1	CC0	PRE	COPY	AUD	PRO	0x2000

Register 0x3A is a read/write register that controls SPDIF functionality and manages bit fields propagated as channel status (or subframe in the V case). With the exception of V, this register should only be written to when the SPDIF transmitter is

disabled (SPDIF bit in Register 0x2A is 0). This ensures that control and status information initialize correctly at the beginning of SPDIF transmission.

PRO	Professional. 1 indicates professional use of channel status, 0 indicates consumer.
AUD	Non-Audio. 1 indicates data is non-PCM format, 0 indicates data is PCM.
COPY	Copyright. 1 indicates copyright is asserted, 0 indicates copyright is not asserted.
PRE	Pre-emphasis. 1 indicates filter pre-emphasis is 50/15 μ s, 0 indicates no pre-emphasis.
CC[6:0]	Category Code. Programmed according to IEC standards, or as appropriate.
L	Generation Level. Programmed according to IEC standards, or as appropriate.
SPSR[1:0]	SPDIF transmit Sample Rate. SPSR[1:0] = 00: Transmit Sample Rate = 44.1 kHz. SPSR[1:0] = 01: Reserved. SPSR[1:0] = 10: Transmit Sample Rate = 48 kHz (default). SPSR[1:0] = 11: Not supported.
V	Validity. This bit affects the "Validity" flag, (Bit <28> transmitted in each SPDIF L/R subframe) and enables the SPDIF transmitter to maintain connection during error or mute conditions. V = 1: Each SPDIF subframe (L+R) has Bit <28> set to 1. This tags both samples as invalid. V = 0: Each SPDIF subframe (L+R) has Bit <28> set to 0 for valid data and 1 for invalid data (error condition). Note that when V = 0, asserting the VFORCE bit (D15) in Register 0x2A (Extended Audio Stat/Ctrl) will force the "Validity" flag low, marking both samples as valid.

EQ Control Register (Index 0x60)

Reg.Num.	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x60	EQ CTRL	EQM	X	X	X	X	X	X	X	SYM	CHS	BCA5	BCA4	BCA3	BCA2	BCA1	BCA0	0x8080

Register 0x60 is a read/write register that controls equalizer function and data setup. The register also contains the Biquad and Coefficient Address pointer, which is used in conjunction with the EQ Data Register (0x78) to set up the equalizer coefficients. The reset default disables the equalizer function

until the coefficients can be properly set up by the software and sets the symmetry bit to allow equal coefficients for left and right channels.

BCA[5:0]	<p>Biquad and Coefficient Address pointer:</p> <p>biquad 0 coef a0 BCA[5:0] = 011011</p> <p>biquad 0 coef a1 BCA[5:0] = 011010</p> <p>biquad 0 coef a2 BCA[5:0] = 011001</p> <p>biquad 0 coef b1 BCA[5:0] = 011101</p> <p>biquad 0 coef b2 BCA[5:0] = 011100</p> <p>biquad 1 coef a0 BCA[5:0] = 100000</p> <p>biquad 1 coef a1 BCA[5:0] = 011111</p> <p>biquad 1 coef a2 BCA[5:0] = 011110</p> <p>biquad 1 coef b1 BCA[5:0] = 100010</p> <p>biquad 1 coef b2 BCA[5:0] = 100001</p> <p>biquad 2 coef a0 BCA[5:0] = 100101</p> <p>biquad 2 coef a1 BCA[5:0] = 100100</p> <p>biquad 2 coef a2 BCA[5:0] = 100011</p> <p>biquad 2 coef b1 BCA[5:0] = 100111</p> <p>biquad 2 coef b2 BCA[5:0] = 100110</p> <p>biquad 3 coef a0 BCA[5:0] = 101010</p> <p>biquad 3 coef a1 BCA[5:0] = 101001</p> <p>biquad 3 coef a2 BCA[5:0] = 101000</p> <p>biquad 3 coef b1 BCA[5:0] = 101100</p> <p>biquad 3 coef b2 BCA[5:0] = 101011</p> <p>biquad 4 coef a0 BCA[5:0] = 101111</p> <p>biquad 4 coef a1 BCA[5:0] = 101110</p> <p>biquad 4 coef a2 BCA[5:0] = 101101</p> <p>biquad 4 coef b1 BCA[5:0] = 110001</p> <p>biquad 4 coef b2 BCA[5:0] = 110000</p> <p>biquad 5 coef a0 BCA[5:0] = 110100</p> <p>biquad 5 coef a1 BCA[5:0] = 110011</p> <p>biquad 5 coef a2 BCA[5:0] = 110010</p> <p>biquad 5 coef b1 BCA[5:0] = 110110</p> <p>biquad 5 coef b2 BCA[5:0] = 110101</p> <p>biquad 6 coef a0 BCA[5:0] = 111001</p> <p>biquad 6 coef a1 BCA[5:0] = 111000</p> <p>biquad 6 coef a2 BCA[5:0] = 110111</p> <p>biquad 6 coef b1 BCA[5:0] = 111011</p> <p>biquad 6 coef b2 BCA[5:0] = 111010</p>
CHS	Channel Select. CHS = 0: Selects left channel coefficients data block. CHS = 1: Selects right channel coefficients data block.
SYM	Symmetry. When set to 1 this bit indicates that the left and right channel coefficients are equal. This shortens the coefficient setup sequence since only the left channel coefficients need to be addressed and set up. (The right channel coefficients are simultaneously copied into memory.)
EQM	Equalizer Mute. When set to 1, this bit disables the equalizer function (allows all data to pass through). The reset default sets this bit to 1, disabling the equalizer function until the biquad coefficients can be properly set.

AD1985

EQ Data Register (Index 0x62)

Reg.Num.	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x62	EQ DATA	CFD15	CFD14	CFD13	CFD12	CFD11	CFD10	CFD9	CFD8	CFD7	CFD6	CFD5	CFD4	CFD3	CFD2	CFD1	CFD0	0x0000

This read/write register is used to transfer EQ biquad coefficients into memory.

The register data is transferred to, or retrieved from the address pointed to by the BCA bits in the EQ CNTRL register (0x60).

Data will be written to memory only if the EQM bit (Register 0x60 Bit 15) is asserted.

CFD[15:0]	Coefficient Data. The bi-quad coefficients are fixed-point format values with 16 bits of resolution. The CFD15 bit is the MSB and the CFD0 bit is the LSB.
-----------	--

Jack Sense/General Register (Index 0x70)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x70	JS/GENERAL	X	X	X	X	X	X	X	X	MMDIS	JS2SEL	X	X	X	X	X	X	N/A

JS2SEL	<p>Selects JS2 input behavior.</p> <p>0: Standard operation for JS2 jack sensing (default).</p> <p>1: Enable microphone input sensing with JS2.</p>
MMDIS	<p>Mono Mute Disable.</p> <p>0: Use JSMT[2:0] (Reg 0x72) to determine Mono Out operation (default).</p> <p>1: Independent of the settings in the JSMT table, this ensures Mono Out remains active all the time.</p>
X	Reserved, do not read/write these bits.

Jack Sense/Audio Interrupt/Status Register (Index 0x72)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x72	JACK SENSE	JS1 SPRD	JS1 DMX	JS0 DMX	JS MT2	JS MT1	JS MT0	JS1 EQB	JS0 EQB	JS1 TMR	JS0 TMR	JS1 MD	JS0 MD	JS1 ST	JS0 ST	JS1 INT	JS0 INT	N/A

Note: All register bits are read/write except for JS0ST and JS1ST, which are read-only.

JS0INT	Indicates Pin JS0 has generated an interrupt. Remains set until the software services the JS0 interrupt; i.e., JS0 ISR should clear this bit by writing a 0 to it. Notes: 1) Interrupts are generated by valid state changes of JS pins. 2) Interrupt to the system is actually an OR combination of this bit and JS3–JS0 INT. 3) The interrupt implementation path is selected by the INTS bit (Register 0x74). 4) It is also possible to generate a software system interrupt by writing a 1 to this bit.
JS1INT	Indicates Pin JS1 has generated an interrupt. Remains set until the software services the JS1 interrupt; i.e., JS1 ISR should clear this bit by writing a 0 to it. See JS0INT description above for additional details.
JS0ST	JS0 STATE. This bit always reports the logic state of the JS0 pin. Cannot be used for MIC sensing.
JS1ST	JS1 STATE. This bit always reports the logic state of the JS1 pin. Cannot be used for MIC sensing.
JS0MD	JS0 MODE. This bit selects the operation mode for the JS0 pin. 0: Jack Sense Mode (reset default). 1: Interrupt Mode.
JS1MD	JS1 MODE: This bit selects the operation mode for the JS1 pin. 0: Jack Sense Mode (reset default). 1: Interrupt Mode.
JS0TMR	JS0 Timer Enable. If this bit is set to a 1, JS0 must be high for greater than 298 ms to be recognized.
JS1TMR	JS1 Timer Enable. If this bit is set to a 1, JS1 must be high for greater than 298 ms to be recognized.
JS0EQB	JS0 EQ Bypass Enable. This bit enables JS0 to control the EQ bypass. When this bit is set to 1, JS0 = 1 will cause the EQ to be bypassed. Default is 0.
JS1EQB	JS1 EQ Bypass Enable. This bit enables JS1 to control the EQ bypass. When this bit is set to 1, JS1 = 1 will cause the EQ to be bypassed. Default is 0.
JSMT[2:0]	JS Mute Enable Selector. These three bits select and enable the Jack Sense muting action (see following table).
JS0DMX	JS0 Down-Mix Control Enable. This bit enables JS0 to control the Down-Mix function. This function allows a digital mix of 6-channel audio into 2-channel audio. The mix can then be routed to the stereo LINE_OUT or HP_OUT jacks. When this bit is set to 1, JS0 = 1 will activate the Down-Mix conversion. See the DMIX description in Register 0x76. The DMIX bits select the Down-Mix implementation type and can also force the function to be activated.
JS1DMX	JS1 Down-Mix Control Enable. This bit enables JS1 to control the Down-Mix function (see JS0DMX description above). When this bit is set to 1, JS1 = 1 will activate the Down-Mix conversion.
JSSPRD	JS Spread Control Enable. This bit enables 2-channel to 6-channel audio Spread function when both Jack Senses are active (logic state 1). Note that the SPRD bit can also force the Spread function without being gated by the Jack Senses. See this bit's description in Register 0x76 for more details on the Spread function.

Jack Sense Mute Select (JSMT [2:0])

REF	JS1	JS0	JSMT2	JSMT1	JSMT0	HP OUT	LINE OUT	C/LFE OUT	MONO OUT	NOTES
0	OUT (0)	OUT (0)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	JS0 and JS1 Ignored.
1	OUT (0)	IN (1)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	
2	IN (1)	OUT (0)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	
3	IN (1)	IN (1)	0	0	0	ACTIVE	ACTIVE	ACTIVE	ACTIVE	
4	OUT (0)	OUT (0)	0	0	1	ACTIVE	FMUTE	FMUTE	ACTIVE	JS0 No Mute Action, JS1 Mutes Mono and Enables LINE_OUT + C/LFE. Standard 6-Channel Config. Swapped HP_OUT and LINE_OUT.
5	OUT (0)	IN (1)	0	0	1	ACTIVE	FMUTE	FMUTE	ACTIVE	
6	IN (1)	OUT (0)	0	0	1	ACTIVE	ACTIVE	ACTIVE	FMUTE	
7	IN (1)	IN (1)	0	0	1	ACTIVE	ACTIVE	ACTIVE	FMUTE	
8	OUT (0)	OUT (0)	0	1	0	FMUTE	ACTIVE	FMUTE	ACTIVE	JS0 No Mute Action, JS1 Mutes Mono and Enables HP_OUT and C/LFE. Standard 6-Channel Config. No Swap.
9	OUT (0)	IN (1)	0	1	0	FMUTE	ACTIVE	FMUTE	ACTIVE	
10	IN (1)	OUT (0)	0	1	0	ACTIVE	ACTIVE	ACTIVE	FMUTE	
11	IN (1)	IN (1)	0	1	0	ACTIVE	ACTIVE	ACTIVE	FMUTE	
12	OUT (0)	OUT (0)	0	1	1	**	**	**	**	** Reserved.
13	OUT (0)	IN (1)	0	1	1	**	**	**	**	
14	IN (1)	OUT (0)	0	1	1	**	**	**	**	
15	IN (1)	IN (1)	0	1	1	**	**	**	**	
16	OUT (0)	OUT (0)	1	0	0	ACTIVE	FMUTE	FMUTE	ACTIVE	JS0 = 0 and JS1 = 0 Enables Mono. JS1 = 1 Enables FRONT Only. JS0 = 1 and JS1 = 0 Enables All Rear. 6-Channel Config with Front Jack Wrap-Back.
17	OUT (0)	IN (1)	1	0	0	ACTIVE	ACTIVE	ACTIVE	FMUTE	
18	IN (1)	OUT (0)	1	0	0	ACTIVE	FMUTE	FMUTE	FMUTE	
19	IN (1)	IN (1)	1	0	0	ACTIVE	FMUTE	FMUTE	FMUTE	
20	OUT (0)	OUT (0)	1	0	1	FMUTE	FMUTE	FMUTE	ACTIVE	JS0 No Mute Action, JS1 Mutes Mono and Enables LINE_OUT and HP_OUT and C/LFE. Standard 6-Channel Config. Swapped HP_OUT and LINE_OUT.
21	OUT (0)	IN (1)	1	0	1	FMUTE	FMUTE	FMUTE	ACTIVE	
22	IN (1)	OUT (0)	1	0	1	ACTIVE	ACTIVE	ACTIVE	FMUTE	
23	IN (1)	IN (1)	1	0	1	ACTIVE	ACTIVE	ACTIVE	FMUTE	
24	OUT (0)	OUT (0)	1	1	0	**	**	**	**	** Reserved.
25	OUT (0)	IN (1)	1	1	0	**	**	**	**	
26	IN (1)	OUT (0)	1	1	0	**	**	**	**	
27	IN (1)	IN (1)	1	1	0	**	**	**	**	
28	OUT (0)	OUT (0)	1	1	1	**	**	**	**	** Reserved.
29	OUT (0)	IN (1)	1	1	1	**	**	**	**	
30	IN (1)	OUT (0)	1	1	1	**	**	**	**	
31	IN (1)	IN (1)	1	1	1	**	**	**	**	

FMUTE = Output is forced to mute independent of the respective volume register setting.

ACTIVE = Output is not muted and its status is dependent on the respective volume register setting.

OUT = Nothing plugged into the jack and therefore the JS status is 0 (via the load resistor pull-down action).

IN = Jack has plug inserted, and therefore the JS status is 1 (via the codec JS pin internal pull-up).

Note: MMDIS (Reg 0x70 Bit D7) set to 1 will keep Mono Out enabled for all settings above.

AD1985

Serial Configuration (Index 0x74)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x74	Serial Config.	SLOT 16	REGM2	REGM1	REGM0	REGM3	DRF	OMS	CHEN	SPOVR	LBKS1	LBKS0	INTS	CSWP	SPAL	SPDZ	SPLNK	0x1001

Note: This register will only reset bits CSWP (D3), LBKS[1:0] (D[6:5]) and OMS (D9) when Register 0x00 is written to (soft reset). All bits are reset on a hard or hardware reset.

SPLNK	SPDIF LINK. This bit enables the SPDIF to link with the Front DACs for data requesting. 0: SPDIF and Front DACs are not linked. 1: SPDIF and Front DACs are linked and receive same data requests. (Reset default.)
SPDZ	SPDIF DACZ. 0: Repeat last sample out the SPDIF stream if FIFO underruns. (Reset default.) 1: Forces "midscale" sample out the SPDIF stream if FIFO underruns.
SPAL	SPDIF ADC Loop-Around. 0: SPDIF transmitter is connected to the AC LINK stream. (Reset default.) 1: SPDIF transmitter is connected to the digital ADC stream, not the AC Link.
CSWP	Swap the Center/LFE Channels. Some systems have a swapped external connection for the CENTER and LFE Channels. Setting this bit will swap these channels internal to the codec. Setting this bit also swaps the definitions of the CENTER/LFE volume controls in Register 0x36.
INTS	Interrupt Mode Select. This bit selects the audio interrupt implementation path. 0: Slot 12 Bit 0 (Modem Interrupt) (reset default). 1: Slot 6 Valid Bit (MIC ADC interrupt). Note: This bit does <u>not</u> generate an interrupt. Rather, it steers the path of the generated interrupt.
LBKS[1:0]	Loop-Back Selection. These bits select the internal digital loop-back path when the LPBK bit is active (see Register 0x20). 00: Loop back through the Front DACs. (Reset default.) 01: Loop back through the Surround DACs. 11: Loop back through the Center and LFE DACs. (Center DAC loops back from the ADC left channel, the LFE DAC from the ADC right channel.) 10: Reserved.
SPOVR	SPDIF Override. 0: SPDIF Transmitter is enabled only if SPDIF pin is pulled low on reset. (Reset default.) 1: SPDIF Transmitter is enabled regardless of SPDIF pin configuration.
CHEN	Chain Enable. This bit enables chaining of a slave codec SDATA_IN stream into the $\overline{ID0}$ pin (45). 0: Disable Chaining. (Reset default.) 1: Enable Chaining into $\overline{ID0}$ pin.
OMS	Output Microphone Select. This bit will switch the microphone inputs between the MIC1/2 pins and the CENTER/LFE pins. This feature is used for those systems that have Input/Output Jack Sharing. Note: See the charts describing the Microphone inputs—the description of MS (Bit D8 Reg. 0x20) and the Record Select Control Register (0x1A). 0: Microphone inputs come from MIC1 and MIC2 pins. CENTER/LFE outputs behave as expected (default). 1: Microphone inputs now come from the CENTER/LFE pins. The codec will place the CENTER/LFE outputs into a high-Z state—equivalent to setting CLDIS (Bit D11 Reg. 0x76). Setting the OMS bit, however, will not overwrite the CLDIS; CENTER/LFE outputs respond equally to both bits.
DRF	DAC Request Force: This allows the AD1985 to synchronize DAC requests with the AD1981A/B. 0: Normal DAC requesting sequence. (Reset default.) 1: Synchronize to AD1981A/B DAC requests.
REGM3	Slave 3 codec register mask.
REGM0	Master codec register mask. (Reset default.)
REGM1	Slave 1 codec register mask.
REGM2	Slave 2 codec register mask.
SLOT16	Enable 16-bit slot mode. SLOT16 makes all AC Link slots 16 bits in length, formatted into 16 slots. This is a preferred mode for DSP serial port interfacing.

Miscellaneous Control Bits (Index 0x76)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x76	Misc Control Bits	DACZ	AC97NC	MSPLT	LODIS	CLDIS	HPSEL	DMIX1	DMIX0	SPRD	2CMIC	LOSEL	SRU	VREFH	VREFD	MBG1	MBG0	0x0000

MBG[1:0]	<p>MIC Boost Gain Select Register. These two bits allow changing both MIC preamp gain blocks from the nominal +20 dB gain boost. Both MIC1 and MIC2 preamps will be set to the same selected gain.</p> <p>Note: This gain setting only takes effect while Bit D6 (M20) on the MIC Volume Register (0x0E) is set to 1, otherwise the MIC boost blocks have a gain of 0 dB.</p> <p>00: +20 dB gain. (Reset default.)</p> <p>01: +10 dB gain.</p> <p>10: +30 dB gain.</p> <p>11: Reserved.</p>															
VREFD VREFH	<p>Controls the level of V_{REFOUT} pin as follows:</p> <table><tr><th>VREFH</th><th>VREFD</th><th></th></tr><tr><td>0</td><td>0</td><td>2.25 V (default)</td></tr><tr><td>0</td><td>1</td><td>High Z</td></tr><tr><td>1</td><td>0</td><td>3.7 V</td></tr><tr><td>1</td><td>1</td><td>0 V</td></tr></table>	VREFH	VREFD		0	0	2.25 V (default)	0	1	High Z	1	0	3.7 V	1	1	0 V
VREFH	VREFD															
0	0	2.25 V (default)														
0	1	High Z														
1	0	3.7 V														
1	1	0 V														
SRU	<p>Sample Rate Unlock. Controls all DAC sample rate locking.</p> <p>0: All DAC sample rates are locked to the Front sample rate. (Reset default.)</p> <p>1: DAC sample rates can be set independently for Front, Surround, and LFE.</p>															
LOSEL	<p>LINE_OUT Amplifiers Input Select. This bit allows the LINE_OUT output amplifiers to be driven by the Mixer or the Surround DACs. The main purpose for this is to allow swapping of the Front and Surround channels to make better use of the SURR/HP_OUT output amplifiers. This bit should normally be used in tandem with the HPSEL bit (see below).</p> <p>0: LINE_OUT amplifiers are driven by the MIXER outputs. (Reset default.)</p> <p>1: LINE_OUT amplifiers are driven by the SURROUND DAC outputs.</p>															
2CMIC	<p>2-Channel MIC Select. This bit enables simultaneous recording from MIC1 and MIC2 inputs, using a stereo microphone array. Note that this register works in conjunction with the MS and OMS bits.</p> <p>0: MIC1 or MIC2 (determined by MS bit) is routed to the Mixer/Record Selector's left and right MIC channels. (Reset default.)</p> <p>1: MIC1 is routed to the Mixer/Record Selector's left MIC Channel, and MIC2 is routed to the Mixer/Record Selector's right MIC channel. The MS bit will swap the MIC1/2 left and right assignments.</p> <p>The OMS bit will select from the MIC1/2 or CENTER/LFE pins as the input source for the microphone. See the Record Selector (Reg. 0x1A), MS bit (Bit D8 Reg. 0x20) or OMS bit (Bit D9 Reg. 0x74) definitions for more information.</p>															
SPRD	<p>SPREAD Enable. This bit enables spreading of 2-channel media to all six output channels. This function is implemented in the analog section by using the output selector control lines for the Center/LFE, Surround, and LINE_OUT output channels. Note that the Jack Sense pins can also be set up to control (gate) this function depending on the JSSPRD bit (see Register 0x72).</p> <p>0: No Spreading occurs, unless activated by the Jack Senses and JSSPRD bit. (Reset default.)</p> <p>1: The SPRD selector drives the Center and LFE outputs from the MONO_OUT, the HPSEL selector drives the SURR/HP_OUT outputs from the Mixer outputs and the LOSEL selector drives the LINE_OUT outputs also from the Mixer outputs.</p> <p>Note that the SPRD bit overrides the current output selector control lines, set up by bits LOSEL and HPSEL as follows: LOSEL = 0 and HPSEL = 1.</p>															

DMIX[1:0]	<p>Down-Mix Mode Select. Provides analog down-mixing of the Center, LFE, and/or Surround channels into the Mixer channels. This allows the full content of 5.1 or quad media to be played through stereo headphones or speakers. Note that the Jack Sense pins can also be set up to control (gate) this function depending on the JS0DMX and JS1DMX bits (see Register 0x72).</p> <p>The upper bit allows forcing the Down-Mix function: DMIX[1] = 0: No Down-Mix unless activated by the Jack Senses and JSxDMX bits. (Default.) DMIX[1] = 1: Forces Down-Mix function.</p> <p>The lower bit selects the Down-Mix type: DMIX[0] = 0: Selects 6-to-4 Down-Mix. The Center and LFE channels are summed equally into the Mixer L/R channels. (Default.) DMIX[0] = 1: Selects 6-to-2 Down-Mix. The Surround L/R channels are summed into the Mixer L/R channels. The Center and LFE are summed equally into the Mixer left and right channels.</p> <p>Default for DMIX[1:0] is 00.</p>
HPSEL	<p>Headphone amplifier Input Select. This bit allows the headphone power amps to be driven from the Surround DACs or from the Mixer outputs. There are two reasons for this, one is to allow 2-channel media to use the higher power headphone amplifiers available on the SURR/HP_OUT outputs, the other is to allow spreading of 2-channel media to the Surround outputs.</p> <p>Together with the LOSEL bit (see above), this bit also provides for analog swapping of the Mixer (Front) and Surround outputs.</p> <p>0: SURR_out/HP_OUT outputs are driven by the Surround DACs. (Reset default.) 1: SURR_out/HP_OUT outputs are driven by the Mixer outputs.</p>
CLDIS	<p>Center and LFE Disable: Disables the Center and LFE output pins, placing them into High-Z mode so that the assigned output audio jacks can be shared for MIC inputs or other functions.</p> <p>0: Center and LFE output pins have normal audio drive capability. (Reset default.) 1: Center and LFE output pins are placed into High-Z mode.</p>
LODIS	<p>LINE_OUT Disable: Disables the LINE_OUT pins (L/R), placing them into High-Z mode so that the assigned output audio jack can be shared for Line Input function.</p> <p>0: LINE_OUT pins have normal audio drive capability. (Reset default.) 1: LINE_OUT pins are placed into High-Z mode.</p>
MSPLT	<p>Mute Split. Allows separate mute control bits for left and right channels in Master, HP, LINE_IN, CD, PCM OUT, and Record volume/gain control registers.</p> <p>0: Both left and right channel mutes are controlled by Bit D15 in their respective registers. (Reset default.) 1: Bit D15 affects only the left channel mute and Bit D7 affects only the right channel mute.</p>
AC97NC	<p>AC '97 No Compatibility Mode. Changing this bit allows the Surround, Center, and LFE volume control registers and output attenuators to operate in a more functional mode than what's defined by the AC '97 spec. This is called ADI compatibility mode.</p> <p>In AC '97 compatibility mode the DAC gain/attenuators for the Surround, Center, and LFE are controlled by Register 0x18 (PCM volume). The output pin attenuators for the Surround are controlled by Register 0x38 and the output pin attenuators for the Center and LFE are controlled by Register 0x36.</p> <p>In ADI compatibility mode the Surround DAC Gain/Attenuators are controlled by Register 0x38 and the Center/LFE DAC Gain/Attenuators are controlled by Register 0x36. The output pin attenuators for the Surround, Center, and LFE are controlled by Register 0x02 (Master Volume).</p> <p>0: AC '97 compatibility mode. (Reset default.) 1: ADI compatibility mode.</p>
DACZ	<p>DAC Zero-Fill. Determines DAC data fill under starved condition.</p> <p>0: DAC data is repeated when DACs are starved for data. (Reset default.) 1: DAC data is zero-filled when DACs are starved for data.</p>

Advanced Jack Sense Register (Index 0x78)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x78	Advanced Jack Sense	X	X	X	X	X	X	X	X	JS3 TMR	JS2 TMR	JS3MD	JS2MD	JS3ST	JS2ST	JS3INT	JS2INT	N/A

Note: All register bits are read/write except for JS2ST and JS3ST, which are read-only.

JS2INT	Indicates Pin JS2 has generated an interrupt. Remains set until the software services JS2 interrupt. i.e., JS2 ISR should clear this bit by writing a 0 to it. Notes: 1) Interrupts are generated by valid state changes of JS pins. 2) Interrupt to the system is actually an OR combination of this bit and JS3–JS0 INT. 3) The interrupt implementation path is selected by the INTS bit (Register 0x74). 4) It is also possible to generate a software system interrupt by writing a 1 to this bit.
JS3INT	Indicates Pin JS3 has generated an interrupt. Remains set until the software services the JS3 interrupt, i.e., JS3 ISR should clear this bit by writing a 0 to it. See the JS2INT description above for additional details.
JS2ST	JS2 STATE. This bit always reports the logic state of JS2 pin. Cannot be used for MIC sensing.
JS3ST	JS3 STATE. This bit always reports the logic state of JS3 pin. When the voltage reference is set to 3.7 V, the behavior of this pin is inverted to allow for MIC sensing. In this mode, an inserted jack causes the pin to go low. All other voltage reference levels enable this pin to be used as a standard sense pin. Only JS3 can be used for MIC sensing.
JS2MD	JS2 MODE. This bit selects the operation mode for the JS2 pin. 0: Jack Sense Mode. (Reset default.) 1: Interrupt Mode.
JS3MD	JS3 MODE. This bit selects the operation mode for the JS3 pin. 0: Jack Sense Mode. (Reset default.) 1: Interrupt Mode.
JS2TMR	JS2 Timer Enable. If this bit is set to a 1, JS2 must be high for greater than 298 ms to be recognized.
JS3TMR	JS3 Timer Enable. If this bit is set to a 1, JS3 must be asserted (see JS3ST) for greater than 298 ms to be recognized.
X	Reserved. Do not write.

Vendor ID Registers (Index 0x7C–0x7E)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x7C	Vendor ID1	VIDF7	VIDF6	VIDF5	VIDF4	VIDF3	VIDF2	VIDF1	VIDF0	VIDS7	VIDS6	VIDS5	VIDS4	VIDS3	VIDS2	VIDS1	VIDS0	0x4144

VIDS[7:0]: This register is ASCII encoded to "A".

VIDF[7:0]: This register is ASCII encoded to "D".

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x7E	Vendor ID2	VIDT7	VIDT6	VIDT5	VIDT4	VIDT3	VIDT2	VIDT1	VIDT0	VIDREV7	VIDREV6	VIDREV5	VIDREV4	VIDREV3	VIDREV2	VIDREV1	VIDREV0	0x5375

VIDT[7:0]: This register is ASCII encoded to "S".

VIDREV[7:0]: This register is set to 0x75, identifying the AD1985.

AD1985

Codec Class/Revision Register (Index 0x60, Page 01)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x60	Codec Class/Rev	X	X	X	CL4	CL3	CL2	CL1	CL0	RV7	RV6	RV5	RV4	RV3	RV2	RV1	RV0	N/A

New register added for AC '97 2.3.

RV[7:0]	Revision ID. (Read-only.) The initial production version of the AD1985 reports 3. This will increment with each stepping/revision of the codec chip.
CL[4:0]	Codec Compatibility Class. (Read-only.) The AD1985 will return 0x00 from these bits.
X	Reserved.

PCI Subsystem Vendor ID Register (Index 0x62, Page 01)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x62	PCI SVID	PVI15	PVI14	PVI13	PVI12	PVI11	PVI10	PVI9	PVI8	PVI7	PVI6	PVI5	PVI4	PVI3	PVI2	PVI1	PVI0	N/A

New register added for AC '97 2.3.

PVI[15:0]	PCI Subsystem Vendor ID. (Read/write.) This field provides the PCI subsystem Vendor ID of the audio or modem subassembly vendor (i.e., CNR manufacturer, motherboard vendor). This is NOT the codec vendor PCI Vendor ID, nor the AC '97 controller PCI Vendor ID. If data is not written by BIOS or other applications, it will return 0xFFFF.
-----------	--

PCI Subsystem Device ID Register (Index 0x64, Page 01)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x64	PCI SID	PI15	PI14	PI13	PI12	PI11	PI10	PI9	PI8	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	N/A

New register added for AC '97 2.3.

PI[15:0]	PCI Vendor ID. (Read/write.) This field provides the PCI subsystem ID of the audio or modem subassembly (i.e., CNR model, motherboard SKU). This is NOT the codec vendor PCI ID, nor the AC '97 controller PCI ID. Information in this field must be available for AC '97 controller reads when Codec Ready is asserted in AC Link. If data is not written by BIOS or other applications, it will return 0xFFFF.
----------	---

Function Select Register (Index 0x66, Page 01)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x66	Function Select	X	X	X	X	X	X	X	X	X	X	X	FC3	FC2	FC1	FC0	T/R	0x0000

New register added for AC '97 2.3.

FC[3:0]	<p>Function Code Bits. (Default 0.) These bits specify the type of audio function described by this page.</p> <p>0x00: DAC 1 (Master Out). Maps to Line Out L/R, codec Pins 35 and 36.</p> <p>0x01: DAC 2 (AUX Out). Maps to Surround/HP Out L/R, codec Pins 39 and 41.</p> <p>0x02: DAC 3 (CENTER/LFE). Maps to CENTER/LFE, codec Pins 31 and 32.</p> <p>0x03: S/P-DIF Out.</p> <p>0x04: Phone In.</p> <p>0x05: Mic 1 (Mic Select = 0).</p> <p>0x06: Mic 2 (Mic Select = 1).</p> <p>0x07: Line In.</p> <p>0x08: CD In.</p> <p>0x09: Video In.</p> <p>0x0A: Aux In.</p> <p>0x0B: Mono Out.</p> <p>0x0C–0x0F: Reserved.</p> <p>These bits are read/write and represent current AC '97 2.3 defined I/O capabilities. Software will program the corresponding I/O number in this field together with the tip/ring selector bit T/R. Once software programs the value and properly reads it back to confirm selection and implementation, it will access the rest of the bit fields in the descriptor. A read-only value of 0 in this register, along with a read only value of 0 in the IV (Register 0x68 page 01) bit, indicates the codec does not support the Information and I/O register.</p>
T/R	<p>Tip or Ring Selection Bit. (Default is 0.)</p> <p>This bit sets which jack conductor the sense value is measured from. Software will program the corresponding ring/tip selector bit together with the I/O number in Bits FC[3:0]. Once software programs the value and properly reads it back to confirm selection and implementation, it will access the rest of the bit fields in the descriptor.</p> <p>0: Tip</p> <p>1: Ring</p> <p>Mono inputs and outputs report the relevant Function and Sense information when T/R is set to 0 (tip).</p>

AD1985

Information and I/O Register (Index 0x68, Page 01)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x68	Function Information	G4	G3	G21	G1	G0	INV	DL4	DL3	DL2	DL1	DL0	IV	X	X	X	FIP	N/A

New register added for AC '97 2.3.

Data read back from this register is invalid unless a function is first specified in Register 0x66, page 01.

G[4:0]	<p>Gain Bits. (Read/write.)</p> <p>The codec updates these bits with the gain value (dB relative to level out) in 1.5 dBV increments, not including the volume control gains. For example, if the volume gain is 0 dB, then the output pin should be 0 dB level. Any difference is the gain reflected here. When relevant, the BIOS further updates these bits to take into consideration external amplifiers or other external logic that it knows about. G[3:0] indicates the magnitude of the gain. G[4] indicates whether the value is a gain or attenuation—essentially a sign bit.</p> <table> <tr> <th>G[4:0]</th><th>Gain or Attenuation (dB relative to level out)</th></tr> <tr> <td>0 0000</td><td>0 dBV</td></tr> <tr> <td>0 0001</td><td>1.5 dBV</td></tr> <tr> <td>0 1111</td><td>24 dBV</td></tr> <tr> <td>1 0001</td><td>–1.5 dBV</td></tr> <tr> <td>1 1111</td><td>–24 dBV</td></tr> </table>	G[4:0]	Gain or Attenuation (dB relative to level out)	0 0000	0 dBV	0 0001	1.5 dBV	0 1111	24 dBV	1 0001	–1.5 dBV	1 1111	–24 dBV
G[4:0]	Gain or Attenuation (dB relative to level out)												
0 0000	0 dBV												
0 0001	1.5 dBV												
0 1111	24 dBV												
1 0001	–1.5 dBV												
1 1111	–24 dBV												
INV	<p>Inversion Bit. (Read/write.) Indicates that the codec presents a 180° phase shift to the signal.</p> <p>0: No inversion reported.</p> <p>1: Inverted.</p>												
DL[4:0]	<p>Buffer Delays (read/write) The default value is the delay internal to the codec. The BIOS may add to this value the known delays external to the codec, such as for an external amplifier, logic, etc.</p> <p>The codec provides a number representing a delay measurement for the input and output channels. Software will use this value to accurately calculate the audio stream position with respect to what is been reproduced or recorded. These values are in 20.83 μs (1/48000 second) units.</p> <p>For output channels, this timing is from the end of the AC Link frame in which the sample is provided, until the time the analog signal appears at the output pin. For input streams, this is from when the analog signal is presented at the pin until the representative sample is provided on the AC Link. Analog to analog paths are not considered in this measurement. The measurement is a typical measurement, at a 48 kHz sample rate, with minimal in-codec processing.</p> <p>0x00: Information not provided.</p> <p>0x01–0x1E: Buffer delay in 20.83 μs units.</p> <p>0x1F: Reserved.</p>												
IV	<p>Information Valid bit. Indicates whether a sensing method is provided by the codec and if information field is valid. This field is updated by the codec.</p> <p>0: <u>A</u>) After codec reset de-assertion, it indicates the codec does NOT provide sensing logic and this bit will be <u>read-only</u>. <u>B</u>) After a sense cycle is completed, indicates that no information is provided on the sensing method.</p> <p>1: <u>A</u>) After codec reset de-assertion, it indicates the codec provides sensing logic for this I/O and this bit is <u>read/write</u>. <u>B</u>) After clearing this bit by writing 1, when a sense cycle is completed, indicates that there is valid information in the remaining descriptor bits. Writing 0 to this bit has no effect.</p>												
FIP	<p>Function Information Present. (Read-only.)</p> <p>1: The G[4:0], INV, DL[4:0] (in Register 0x68), and ST[2:0] (in Register 0x6A) bits are supported and are read/write capable.</p> <p>0: The G[4:0], INV, DL[4:0], and ST[2:0] bits are not supported, and are read-only with a value of 0.</p>												

Sense Register (Index 0x6A, Page 01)

Reg Num	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x6A	Sense Register	ST2	ST1	ST0	S4	S3	S2	S1	S0	OR1	OR0	SR5	SR4	SR3	SR2	SR1	SR0	N/A

New register added for AC '97 2.3.

ST[2:0]	<p>Connector/Jack Location Bits. (Read/write.) This field describes the location of the jack in the system. This field is updated by the BIOS.</p> <p>0x0: Rear I/O Panel. 0x1: Front Panel. 0x2: Motherboard. 0x3: Dock/External. 0x4–0x6: Reserved. 0x7: No Connection/unused I/O.</p>
S[4:0]	<p>Sensed bits relate to the I/O being sensed as input or output. (Read-only.)</p> <p>Sensed bits (when output sense cycle initiated).</p> <p>This field allows for the reporting of the type of <u>output</u> peripheral/device plugged in the jack. Values specified below should be interrogated with the SR[5:0] and OR[1:0] for accurate reporting.</p> <p>0x00: Data not valid. Indicates that the reported value(s) is invalid. 0x01: No connection. Indicates that there are no connected devices. Default. 0x02: Fingerprint. Indicates a specific fingerprint value for devices that are not specified or are unknown. 0x03: Speakers (8 Ω). 0x04: Speakers (4 Ω). 0x05: Powered speakers. 0x06: Stereo headphone. 0x07: SPDIF Out (electrical). 0x08: SPDIF Out (TOS). 0x09: Mono Headset. (Mono speaker left channel and mic. Read Functions 5 and 6 for matching microphone.) (Not supported.) 0x0A: Other. Allows a vendor to report sensing other type of devices/peripherals. SR[5:0] together with OR[1:0] provide information regarding the type of device sensed. 0x0B–0x0E: Reserved. 0x0F: Unknown (use fingerprint).</p> <p>Sensed bits (when input sense cycle initiated)</p> <p>This field allows for the reporting of the type of <u>input</u> peripheral/device plugged in the jack. Values specified below should be interrogated with the SR[5:0] and OR[1:0] bits for accurate reporting.</p> <p>0x10: Data not valid. Indicates that the reported value(s) is invalid. 0x11: No connection. Indicates that there are no connected devices. Default. 0x12: Fingerprint. Indicates a specific fingerprint value for devices that are not specified. 0x13: Microphone (mono). 0x14: Stereo Microphone. 0x15: Stereo Line In (CE device attached). 0x16: Mono Line In (CE device attached) . 0x17: SPDIF In (electrical). 0x18: SPDIF In (TOS). 0x19: Headset. (Mono speaker left channel and mic. Read Functions 0 to 3 for matching DAC out.) 0x1A: Other. Allows a vendor to report sensing other types of devices/peripherals. SR[5:0] together with OR[1:0] provide information regarding the type of device sensed. 0x1B–0x1E: Reserved. 0x1F: Unknown (use fingerprint).</p>
OR[1:0]	<p>Order Bits. These bits indicate the order of magnitude that the sense result Bits SR[5:0] are using. Default is 0x0.</p> <p>00: 10⁰ 01: 10¹ 10: 10² 11: 10³</p> <p>For example, SR = 1, OR = 11; if measuring resistance, result is 1 kΩ.</p>
SR[5:0]	<p>Sense Result Bits. (Read-only, default 0.) These bits are used to report a vendor specific fingerprint or value. (Resistance, impedance, reactance, etc.)</p>

AD1985

Codec ID and Clock Selection

XTL_IN	ID1	ID0	CODEC ID	CODEC CLOCKING SOURCE
GND	0	0	Secondary, ID = 3	12.288 MHz (BIT_CLK from Primary Codec)
GND	0	1	Secondary, ID = 2	12.288 MHz (BIT_CLK from Primary Codec)
GND	1	0	Secondary, ID = 1	12.288 MHz (BIT_CLK from Primary Codec)
XTAL	1	1	Primary, ID = 0	24.576 MHz (Local XTAL or External CLK into XTL_IN)
CLK Input	0	0	Primary, ID = 0	14.31818 MHZ (External into XTL_IN)
CLK Input	0	1	Primary, ID = 0	48.000 MHZ (External into XTL_IN)
CLK Input	1	X	Reserved	Reserved

Note that internally, the ID pins have weak pull-ups and are inverted.
Note also that the clock detection is done per AC '97 Rev. 2.3 specification.

OUTLINE DIMENSIONS




Figure 12. 48-Lead Low Profile Quad Flat Package [LQFP]
1.4 mm Thick
(ST-48)
Dimensions shown in millimeters

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Ordering Guide

Model	Temperature Range	Package Description	Package Option
AD1985JST	0°C to +70°C	48-Lead LQFP	ST-48

AD1985

NOTES