Programmable Media Processors



FEATURES

- Processes audio, video, graphics and communications datastreams on a single chip
- + Ideal for video-centric multimedia applications
- + Powerful, fine-grain parallel VLIW CPU
 - 143-, 180-, or 200-MHz CPU achieves up to 7.7 BOPS
 - Optional lower-voltage 166-MHz CPU available
- Versatile instruction set includes traditional microprocessor, special multimedia SIMD, and IEEE floating-point operations
- Comprehensive software development tools enable multimedia application development entirely in the C/C++ programming languages
- On-chip, independent, DMA-driven multimedia I/O and coprocessing units offload the CPU
- PCI/XIO host bus interface supports glueless interface to PCI and eight-bit microcomputer peripherals including ROM/Flash, EEPROM, 68K, and x86 devices
- + 16-, 64-, 128-, and 256-Mbit SDRAM support up to 183 MHz
- + On-chip DVD playback authentication/descrambling
- Application libraries available from Philips and third-party suppliers provide solutions for MPEG-4 encode/decode, MPEG-2 encode/decode, Dolby Digital (AC-3)* decode, MP3 decode, and more

Nexperia PNX1300 Series

Continuing a tradition of high-performance, low-cost media processors, Philips Nexperia PNX1300 Series delivers up to 200 MHz of power to a variety of multimedia applications. While maintaining 100% pin compatibility with their TM-1300 predecessors, PNX1300 Series processors achieve over seven billion operations per second in applications requiring real-time processing of video, audio, graphics, and communications datastreams.

Philips PNX1300 processors boost performance through faster clock speeds and a faster main memory interface than previous TM-1300 processors. An optional lower-voltage CPU is also available, further improving efficiency in power-constrained multimedia designs.

Philips PNX1300 processors are ideal building blocks for devices required to process several types of multimedia datastreams simultaneously, including the latest standards such as MPEG-4, MPEG-2, H.263, MP3, and Dolby Digital[®]. With ample computational power available to capture, compress, and decompress many video and audio data formats in real time, PNX1300s are well suited for a broad range of applications such as Internet appliances, Web-cams, smart display pads, video and screen phones, PVR, videoconferencing, video editing, videobased security, Internet radios, DVD playback, wireless LAN devices, and digital TV sets and set-top boxes. They also support applications in a Java™ virtual machine environment.


Supported by the comprehensive TriMediaTM SDE software development environment, PNX1300s are comparable in ease of programmability to general-purpose processors. The SDE enables multimedia application development entirely in the C and C++ languages improving time-to-market and lowering product development and maintenance costs.





Nexperia PNX1300 Series

System-on-a-chip multimedia engines



PNX1300 ARCHITECTURE

On a single chip, a PNX1300 incorporates a powerful CPU and peripherals to accelerate processing of audio, video, graphics, control, and communications datastreams.

Striking a perfect balance between cost and performance, each PNX1300 Series processor leverages a powerful C/C++-programmable very-long instruction word (VLIW) TriMedia CPU to coordinate on-chip activities. To reap the full benefit of the CPU, independent, on-chip, bus-mastering DMA peripheral units manage and format datastream I/O and accelerate processing of multimedia algorithms. A sophisticated memory hierarchy manages internal I/O and streamlines access to external memory. The result— a single, low-cost, programmable system-on-a-chip uniquely suited for both standalone and hosted multimedia products.

PROGRAMMABLE VLIW CPU

A PNX1300 CPU delivers top performance through an elegant implementation of a fine-grain parallel VLIW architecture. Its five issue-slot instruction length enables up to five simultaneous operations to be scheduled into a single VLIW instruction. These operations can simultaneously target any five of the CPU's 27 pipelined functional units within one clock cycle. Most common operations have their results available in one clock cycle; more complex operations may have multicycle latencies.

Unique to the TriMedia VLIW implementation, parallelism is optimized at compile time by an innovative compilation system. No specialized scheduling hardware is required to parallelize code during execution.

Hardware saved by eliminating complex scheduling logic reduces cost and allows the integration of multimedia-specific features that enhance the power of the CPU.

The PNX1300 CPU implements a 32-bit linear address space and 128 fully general-purpose 32-bit registers. Registers are not separated into banks enabling any operation to use any register for any operand.

Powerful, DSP-like, C/C++-callable special operations—

In addition to traditional microprocessor operations and a full complement of 32-bit, IEEE-compliant, floating point operations, the PNX1300 instruction set includes special multimedia and DSP operations (ops) to accelerate the performance of SIMD (single instruction, multiple data) computations common in multimedia applications. These special ops combine multiple simple operations into a single VLIW instruction that can implement up to 12 traditional microprocessor operations in a single clock cycle. When incorporated into application source code, special ops dramatically improve performance and increase the efficiency of a PNX1300's parallel architecture.

Special multimedia ops are invoked with familiar function-call syntax consistent with the C/C++ programming languages. They are automatically scheduled to take full advantage of a PNX1300's highly parallel VLIW implementation. As with all other operations generated by the TriMedia SDE's VLIW compilation system, the scheduler takes care of register allocation, operation packing, and flow analysis.

ON-CHIP I/O AND COPROCESSING UNITS

A PNX1300's on-chip I/O and coprocessing units offload the CPU enabling simultaneous processing of multiple multimedia datastreams. Independent I/O units manage datastream input, formatting, and output. Coprocessing units accelerate algorithms common in multimedia applications such as MPEG or digital audio decoding. Intended for processing audio and video data, most units can also be used in raw mode for capture or output of any properly formatted data.

Video input—The video input (VI) unit operates in one of several modes to read data from an off-chip source into main memory. In video mode, it accepts eight-bit parallel 4:2:2 YUV time-multiplexed signals from any CCIR656-compliant device, such as a digital video camera, digital video decoder, or devices connected through ECL-level converters to the standard D1 parallel interface. After input, YUV data is demultiplexed into separate Y, U, and V memory planes.

As needed, the VI unit can be programmed to perform on-the-fly 2X horizontal resolution subsampling. For example, conversion of 720 pixels/line to 360 pixels/line reduces initial storage and bus bandwidth requirements when low resolution video is desirable downstream. After demux and optional subsampling, video data is written to main memory.

applications, the VI unit receives an ATSC transport stream; demux

UMEBUU: SUM OF ABSOLUTE VALUES
OF UNSIGNED 8-BIT DIFFERENCES

applications, the VI unit receives an ATSC transport stream; demux
and other datastream processing are handled in software.

SOURCE REGISTER 1

A B C D

E F G H

DSPALU FUNCTIONAL UNIT

RESULT

DESTINATION REGISTER 2

O D

DESTINATION REGISTER 2

SPECIAL MULTIMEDIA OPERATIONS The ume8uu operation, commonly used for motion estimation

in video compression, implements 11 simple operations in one TriMedia special op.

In message passing mode, the VI unit can receive messages (special purpose raw data) from another PNX1300 video output port. This is useful for control functions such as task synchronization between processors in a multi-PNX1300 configuration.

In raw mode, the VI unit can receive raw application data with no YUV processing requirements. For example, in some digital TV

Video output—In video mode, the video output (VO) unit outputs a digital YUV datastream to off-chip video subsystems such as a digital video encoder chip, digital video recorder, or other CCIR656-compatible device. The output signal is generated by gathering bytes from the separate Y, U, and V planes stored in SDRAM.

While generating the multiplexed stream, the VO unit can perform programmed processing tasks, including horizontal 2X upscaling to convert from CIF/SIF to CCIR 601 resolution. For simultaneous display of graphics and live video, the VO unit can perform 129-level alpha blending to generate sophisticated graphics overlays of arbitrary size and position within the output image. Chroma keying, genlock frame synchronization, programmable YUV output clipping are also supported.

In raw mode, the VO unit can output raw data (not necessarily video) that does not require video post processing, for example, an ATSC bitstream. It can also be used in conjunction with the VI unit to pass unidirection messages between PNX1300 Series processors.

The VO unit can either supply or receive video clock and/or synchronizing signals from the external interface. Clock and timing registers can be precisely controlled through programmable registers. Programmable interrupts and dual buffers facilitate continuous data streaming by allowing the CPU to set up a buffer while another is being emptied by the VO unit. Video clocks are available in all input or output modes.

Audio input and output—The audio input (AI) and audio output (AO) units provide all signals needed to read and write digital audio datastreams to/from most high-quality, low-cost serial audio oversampling A/D and D/A converters and codecs. Both units connect to off-chip stereo converters through flexible bit-serial interfaces.

The AI and AO units are highly programmable providing tremendous flexibility in handling custom datastreams, adapting to custom protocols, and upgrading to future audio standards. Driven by PNX1300, the programmable audio sampling clock system supports a variety of sample rates with fine-grain resolution enabling audio and video synchronization in even the most complex multimedia applications.

The AI unit supports up to two channels of audio input. Mono and 16-bit stereo formats are supported. The AO unit outputs up to eight channels using one external pin per channel and supports 16-bit and



32-bit stereo and mono formats. It can also be used to control highly integrated PC codecs. Software support for decode and output of Dolby Pro Logic® and Dolby Digital (AC-3) multichannel audio is provided through optional application library modules.

SPDIF output—An SPDIF out (SPDO) unit outputs a one-bit high-speed serial datastream primarily for transmission of digital audio data in SPDIF format to external audio equipment. The SPDO unit supports two-channel linear PCM audio, one or more Dolby Digital six-channel datastreams (embedded per Project 1937), or one or more MPEG-1 or MPEG-2 audio streams (embedded per Project 1937). It supports arbitrary, programmable sample rates independent of and asynchronous to the sample rate of the AO unit.

Like the video and audio units, the SPDO unit supports a raw (or transparent) mode. Since datastream content is entirely software controlled, the SPDO unit can also be used as a general purpose high-speed datastream output device such as a UART.

Image coprocessor—The image coprocessor (ICP) unit off-loads the CPU of cycle-consuming image processing tasks such as copying an image from SDRAM to a host video frame buffer. The ICP unit can operate as either a memory-to-memory or memory-to-PCI coprocessor device. In both modes, it can perform horizontal or vertical image filtering and scaling and can optionally perform YUV to RGB color-space conversion for screen display (in memory-to-PCI mode).


The ICP also provides display support for live video in occluded windows. The number and sizes of windows processed are limited only by available bandwidth. The final resampled and converted images are transmitted over the PCI bus to an optional off-chip graphics card/frame buffer.

Variable length decoder—A variable length decoder (VLD) unit operates as a memory-to-memory coprocessor to decode Huffman-encoded MPEG-1 and MPEG-2 video datastreams. After processing, the VLD unit outputs a decoded stream optimized for MPEG-2 decompression software. This minimizes communications with the CPU where other steps of MPEG processing are performed.


DVD descrambler—The on-chip digital versatile disc (DVD) descrambler unit provides DVD authentication and descrambling. This enables developers to add low-cost, flexible DVD video playback functions into multimedia products with minimal effort.

I²**C interface**—An I²C interface provides an external I²C (or compatible interface) for use in hardware or software operation modes. In hardware mode, it can connect to and control a variety of different I²C multimedia devices allowing configuration and status inspection of off-chip peripheral video devices such as digital encoders and decoders, digital cameras, parallel I/O expanders, and more. I²C software mode enables full software control of the I²C interface. The interface can also be used to read the boot program from an off-chip EEPROM.

HOST-ASSISTED COPROCESSOR



STANDALONE



Nexperia PNX1300 Series media processors are designed for use as the sole CPU in standalone systems and as a coprocessor in a hosted or multiprocessor environment.

Synchronous serial interface—A synchronous serial interface (SSI) unit provides serial access for a variety of multimedia and data communications applications. It contains the buffers and logic necessary to interface with simple analog modem front ends. When used with a V.34 application module, the SSI unit can provide fully V.34-compliant modem capability. Alternatively, it can be connected to an ISDN interface chip to provide advanced digital modem capabilities.

Timers—A PNX1300 provides four general purpose timers useful in counting/timing events such as CPU clock cycles, data/instruction breakpoints, cache tracing, audio/video clocks, and more. Three timers are available to programmers, a fourth is reserved for system software.

PCI/XIO bus interface—A PCI/XIO interface connects the CPU and on-chip peripheral units to a PCI/XIO bus. In embedded applications where a PNX1300 is the main processor, this interface enables it to access off-chip devices implementing functions not provided on-chip. In host-based applications, the interface connects the PNX1300 to a standard PCI bus, allowing placement directly on the host mainboard or a plug-in card. For low-cost standalone systems, XIO support allows glueless connection of eight-bit x86 or 68K devices such as ROM, Flash, EEPROM, UARTs, and more.

MEMORY SYSTEM OVERVIEW

To meet the performance requirements of its target applications while maintaining low cost, the PNX1300 memory subsystem couples substantial on-chip caches with a glueless memory interface through a unique internal bus or data highway.

Dedicated instruction and data cache—A PNX1300 CPU is supported by separate, dedicated on-chip data and instruction caches that employ a variety of techniques to improve cache hit ratios and thus CPU performance.

The dual-ported data cache allows two simultaneous accesses. It is non-blocking thus cache misses and CPU cache accesses can be handled simultaneously. Early restart techniques reduce read-miss latency. Background copyback reduces CPU stalls.

To reduce internal bus bandwidth requirements, instructions in main memory and cache use a compressed format. Instructions are decompressed in the instruction cache decompression unit before being processed by the CPU.

To improve cache behavior and thus performance, both caches have a locking mechanism. Cache coherency is maintained by software.

Glueless memory system interface—A PNX1300 couples main memory to substantial on-chip caches through a glueless main memory interface (MMI). The MMI acts as the main memory controller and programmable central arbiter that allocates memory bandwidth for on-chip peripheral unit activities.

Flexible memory configurations enable a wide variety of PNX1300-based systems to be built. The MMI supports 16-, 64-, 128-, and 256-Mbit SDRAMs and provides sufficient drive capacity for a memory system up to 183-MHz comprising 8-MB (one 2Mx32), 16-MB (two 4Mx16 or two 2Mx32), or 32-MB (one 4Mx32 or two 8Mx16) memories. Programmable speed ratios allow SDRAM to have a different clock speed than the PNX1300 CPU. PNX1300 can also support a 16-bit memory interface to reduce cost at the board level. Supported memory configurations include 8-, 16-, and 32-MB using 4Mx16, 8Mx16, or 16Mx16 SDRAM devices, respectively.

HIGH-SPEED INTERNAL BUS (DATA HIGHWAY)

The PNX1300 CPU and processing units access external SDRAM through the on-chip internal bus or data highway comprising separate 32-bit address and data buses. Handled by the MMI, programmable bus arbitration enables the data highway to maintain real-time responsiveness in a variety of applications.

ROBUST SOFTWARE DEVELOPMENT ENVIRONMENT

The TriMedia SDE includes a full suite of system software tools to compile and debug code, analyze and optimize performance, and simulate execution of the TriMedia VLIW CPU in PNX1300 Series processors. The SDE dramatically lowers development costs, reduces time-to-market, and ensures code portability to next-generation architecture by enabling development of multimedia applications entirely in the C and C++ programming languages.

TRIMEDIA APPLICATION LIBRARIES

Many TriMedia application libraries are available to accelerate product development of common standard-compliant software algorithms used in processing multimedia datastreams. These C-callable routines are optimized for top performance on the TriMedia architecture.

Application libraries are available from Philips and third-party suppliers and include components for functions such as MPEG-1 encode/decode, MPEG-4 encode/decode, H.320, H.324, Dolby ProLogic or Dolby Digital (AC-3) decode, MP3 encode/decode, H.263 and other communications protocols, and more. PNX1300 media processors can also support Java applications with third-party Java virtual machine environments.

Library modules are compliant with the TriMedia Streaming Software Architecture (TSSA), a framework that facilitates creation of complex streaming applications and relieves programmers from worrying about task switching, sync issues, and buffer management. Complete products can be built quickly by integrating various TSSA-compliant components.

REAL-TIME OPERATION SYSTEM SUPPORT


For multimedia applications requiring system resource and task management, PNX1300 processors support the pSOS+™ embedded real-time operating system kernels. Developed by WindRiver, Inc., the kernels are based on open system standards and are optimized for deterministic response essential for multimedia applications.

UPWARD COMPATIBILITY

Nexperia PNX1300 Series processors preserve investments in software development through software compatibility between PNX1300 family members at the source code level. Powerful, optimizing compilers ensure that programmers never need to resort to non-portable assembler programming.

ORDERING INFORMATION

Model	Power	CPU	Max. SDRAM Speed
PNX1300	2.5 V	143 MHz	143 MHz
PNX1301	2.5 V	180 MHz	166 MHz
PNX1302	2.5 V	200 MHz	183 MHz
PNX1311	2.2 V	166 MHz	166 MHz



The TriMedia Software Development Environment includes a full suite of system software tools to compile and debug code, analyze and optimize performance, and simulate execution on a PNX1300 CPU.

PNX1300 Series Specifications

PHYSICAL

Process 0.25-micron CMOS

Packaging 292 T²BGA (169 functional)

Power PNX130x

supply core: 2.5 V; I/O: 3.3 V (5 V tol.) consumption 2.3 W typical at 180 MHz

PNX131x

supply core: 2.2 V; I/O: 3.3 V (5 V tol.) consumption 1.8 W typical at 166 MHz

Case Temperature 0 to 85°C

CENTRAL PROCESSING UNIT

Clock Speed PNX130x 143, 180, or 200 MHz

PNX131x 166 MHz

Instruction Length variable (2 to 23 bytes); compressed

Instruction Set arithmetic and logical ops, load/store ops.,

special multimedia and DSP ops., IEEE-compliant floating point ops.

Issue Slots 5

Functional Units 27, pipelined

integer and floating-point arithmetic units,

data-parallel DSP-like units

name	qty	latency	recovery
constant	5	1	1
integer ALU	5	1	1
memory load/store	2	3	1
shift	2	1	1
DSPALU	2	2	1
DSP multiply	2	3	1
branch	3	3	1
float ALU	2	3	1
integer/float mul	2	3	1
float compare	1	1	1
float sqrt./divide	1	17	16

Registers 128 (32 bits wide)

Special/SIMD Ops 32

MEMORY SYSTEM

Speed PNX130x 144, 166, or 183 MHz

PNX131x 166 MHz

CPU/Memory programmable; 1:1, 5:4, 4:3, 3:2, and 2:1

Speed Ratios

Width

Memory Size 2 to 64 MB

Supported Types 64-Mbit SDRAM (x8, x16, x32)

128-Mbit SDRAM (x16, x32) 256-Mbit SDRAM (x16)

Recommended 8 MB: 1 4Mx32

Configurations 16 MB: 2 4Mx16 or 2 2Mx32

32 MB: 2 8Mx16 64 MB: 2 16Mx16 16- or 32-bit bus

Max. Bandwidth 732 MB/sec (at 183 MHz)

Interface glueless; 1 chip (at 183 MHz);

more chips will require slower clock

Signal Levels 3.3 V LVTTL

CACHES

Access data 8-, 16-, 32-bit word

instruction 64 bytes

Associativity 8-way set-associative with hierarchical

LRU replacement

Block Size 64 bytes
Size data 16 KB

instruction 32 KB

INTERNAL DATA HIGHWAY

Protocol 64-byte block-transfer

separate 32-bit data and 32-bit address buses

VIDEO IN

Supported Signals CCIR 601/656: 8-bit video (up to

40.5 Mpix/sec); raw 8-10-bit data (up to

81 MB/sec)

Image Sizes all sizes, subject to sample rate

Functions programmable on-the-fly 2X horizontal

resolution subsampling

VIDEO OUT

Image Sizes programmable up to 4K x 4K pixels

(subject to 81 MB/sec data rate)

Input Formats YUV 4:2:2, YUV 4:2:0

Output Format CCIR601/656 8-bit video, PAL or NTSC

Clock Rates programmable (4-81 MHz), typ. 27 MHz

(13.5 Mpixels/sec for NTSC, PAL)

Transfer Speeds up to 81 MB/sec in data-streaming and message passing modes; 40.5 Mpix/sec

in VIIV 1.2.2 mode

in YUV 4:2:2 mode

Functions full 129-level alpha blending, genlock

mode, frame synchronization, chroma key, programmable YUV color clipping, on-the-fly 2X horizontal upscaling

AUDIO IN

No. of Channels 2

Sample Size 8- or 16-bit samples per channel

Sample Rates programmable with 0.001 Hz resolution;

maximum is application dependent

Data Formats 8-bit or 16-bit mono and stereo;

PC standard memory data format

External Interface 4 pins; 1 programmable clock;

3 flexible serial input

Clock Source internal or external

Native Protocol I²S and other serial 3-wire protocols

AUDIO OUT

No. of Channels 8

Sample Size 16- or 32-bit samples per channel

Sample Rates programmable with 0.001 Hz resolution;

maximum is application dependent

Data Formats 16-bit (mono and stereo); 32-bit (mono and

stereo; PC standard memory data format

External Interface 4 pins each; 1 programmable clock;

3 flexible serial output

Clock Source internal or external

Native Protocol I²S and other serial 3-wire protocols

PNX1300 Series Specifications

SPDIF OUT

No. of Channels up to 6

Sample Size 16 or 24 bits per channel
Bit Rate up to 40 Mbits/sec

External Interface 1 pin, self clocking interface per IEC-958

Clock Source internal

Native Protocol IEC-958, 1 wire

IMAGE COPROCESSOR

Functions horizontal or vertical scaling and filtering

of individual Y, U, or V

horizontal scaling and filtering with color conversion and overlay: YUV to RGB, RGB overlay and alpha blending, bit mask blanking

Scaling programmable scale factor (0.2X to 10X)

Filtering 32-polyphase, each instance 5-tap, fully

programmable filter coefficients

Performance horizontal scaling and filtering: 110 MB/sec

vertical scaling and filtering: 40 MB/sec $\,$

VLD

Function parses MPEG-1 and MPEG-2 elementary

bitstreams generating run-level pairs and

filling macroblock headers

External Interface none

DVD DESCRAMBLER

Functions authentication; descrambling

External Interface none

I²C INTERFACE

Supported Modes single master only

Addressing 7-bit

Rates up to 400 kHz

External Interface 2 pins: 1 serial data, 1 clock

SYNCHRONOUS SERIAL INTERFACE

Data Formatsvariable slots/frameFrame Syncexternal or internal

Clock Source separate transmit, receive, frame sync;

transmit/receive clocks external source; automatic frame sync error detection; settable edge polarity for transmit, receive,

and frame sync

External Interface 6 pins (2 usable for tip and ring for phone

connections); compatible with most telecom devices; can be configured with multiple chips

PCI/XIO INTERFACE

Speed 33 MHz
Bus Width 32 bits
Address Space 32 bits (4 GB)
Voltage 3.3 V or 5 V

Standard Compliance PCI Local Bus Specification 2.1

TIMERS

Number 4

Width 32 bits

Sources external clock, (prescaled) CPU clock, data or

instruction breakpoints, cache events, video in/out clocks, audio in/out word strobe, SSI

receive/transmit frame sync

Philips Semiconductors

Philips Semiconductors is a worldwide company with over 100 sales offices in more than 50 countries. For a complete up-to-date list of our sales offices please e-mail sales.addresses@www.semiconductors.philips.com. A complete list will be sent to you automatically. You can also visit our website http://www.semiconductors.philips.com/sales/ or contact any of the following sales offices by phone or mail:

© Koninklijke Philips Electronics N.V. 2002

North America Philips Semiconductors C.R.M Center 2800 Wells Branch Parkway Mailstop P-411 Austin, Texas 78728

Mailstop P-411 Austin, Texas 78728 United States Tel: +1 800 234 7381

Fax +1 800 943 0087 E-mail: P411webinq.smi@harte-hanks.com Europe, Africa, Middle East and South America Philips Semiconductors International

Fullips Semiconductors International Fulfillment and Sales Support Center P.O. Box 366

2700 AJ Zoetermeer The Netherlands

Fax: +31 79 3685126

Asia Pacific

Philips Semiconductors Asia Pacific Market Response Management Center P.O. Box 68115

Kowloon East Post Office Hong Kong

Fax: +852 2756 8271

Japan

Philips Semiconductors Philips Building 13-37 Kohnan 2-chome Minato-ku, Tokyo 108-8507

Tel: +81 3 3740 5130 Fax: +81 3 3740 5057

All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey or imply any license under patent or other industrial or intellectual property rights.

The Philips wordmark and shield emblem are trademarks of Koninklijke Philips Electronics, NV. TriMedia is a trademark of TriMedia Technologies, Inc. pSOS+ is a trademark of WindRiver, Inc. Dolby, Dolby Digital, Dolby AC-3, and Dolby Pro Logic are registered trademarks of Dolby Laboratories. Other brands and product names are trademarks or registered trademarks of their respective owners.

Use of this product in any manner that complies with the MPEG-2 Standard is expressly prohibited without a license under applicable patents in the MPEG-2 patent portfolio, which license is available from MPEG LA, L.L.C., 250 Steele Street, Suite 300, Denver, Colorado 80206.

Printed in the USA Date of release, March 2002 Document order number: 9397-750-09542



