

# SN54LS395A, SN74LS395A 4-BIT CASCADABLE SHIFT REGISTERS WITH 3-STATE OUTPUTS

SDLS172

OCTOBER 1976 — REVISED MARCH 1988

- Three-State, 4 Bit, Cascadable, Parallel-In, Parallel-Out Registers
- 'LS395A Offers Three Times the Sink-Current Capability of 'LS395
- Low Power Dissipation . . . 75 mW Typical (Enabled)
- Applications:
  - N-Bit Serial-To-Parallel Converter
  - N-Bit Parallel-To-Serial Converter
  - N-Bit Storage Register


## description

These 4-bit registers feature parallel inputs, parallel outputs, and clock (CLK), serial (SER), load shift (LD/SH), output control (OC) and direct overriding clear (CLR) inputs.

Shifting is accomplished when the load/shift control is low. Parallel loading is accomplished by applying the four bits of data and taking the load/shift control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited.

When the output control is low, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at the output control input. The outputs then present a high impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected. During the high-impedance mode, the output at  $Q_D'$  is still available for cascading.

## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


SN54LS395A . . . J OR W PACKAGE  
SN74LS395A . . . D OR N PACKAGE

(TOP VIEW)



SN54LS395A . . . FK PACKAGE

(TOP VIEW)



NC - No internal connection


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


# **SN54LS395A, SN74LS395A** **4-BIT CASCADABLE SHIFT REGISTERS WITH 3-STATE OUTPUTS**

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs



**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# **SN54LS395A, SN74LS395A** **4-BIT CASCADABLE SHIFT REGISTERS WITH 3-STATE OUTPUTS**

FUNCTION TABLE

| INPUTS                  |                                  |     |     |          | 3-STATE OUTPUTS |          |          |          | CASCADE  |
|-------------------------|----------------------------------|-----|-----|----------|-----------------|----------|----------|----------|----------|
| $\overline{\text{CLR}}$ | $\text{LD}/\overline{\text{SH}}$ | CLK | SER | PARALLEL | $Q_A$           | $Q_B$    | $Q_C$    | $Q_D$    | OUTPUT   |
|                         |                                  |     |     | A B C D  |                 |          |          |          | $Q_D'$   |
| L                       | X                                | X   | X   | X X X X  | L               | L        | L        | L        | L        |
| H                       | H                                | H   | X   | X X X X  | $Q_{A0}$        | $Q_{B0}$ | $Q_{C0}$ | $Q_{D0}$ | $Q_{D0}$ |
| H                       | H                                | L   | X   | a b c d  | a               | b        | c        | d        | d        |
| H                       | L                                | H   | X   | X X X X  | $Q_{A0}$        | $Q_{B0}$ | $Q_{C0}$ | $Q_{D0}$ | $Q_{D0}$ |
| H                       | L                                | L   | H   | X X X X  | H               | $Q_{An}$ | $Q_{Bn}$ | $Q_{Cn}$ | $Q_{Cn}$ |
| H                       | L                                | L   | L   | X X X X  | L               | $Q_{An}$ | $Q_{Bn}$ | $Q_{Cn}$ | $Q_{Cn}$ |

When the output control is high, the 3-state outputs are disabled to the high-impedance state; however, sequential operation of the registers and the output at  $Q_D'$  are not affected.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|                                                  |                |
|--------------------------------------------------|----------------|
| Supply voltage, $V_{CC}$ (see Note 1)            | 7 V            |
| Input voltage                                    | 7 V            |
| Operating free-air temperature range: SN54LS395A | -55°C to 125°C |
| SN74LS395A                                       | 0°C to 70°C    |
| Storage temperature range                        | -65°C to 150°C |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

|                                                    |                                  | SN54LS395A |     |     | SN74LS395A |     |      | UNIT    |
|----------------------------------------------------|----------------------------------|------------|-----|-----|------------|-----|------|---------|
|                                                    |                                  | MIN        | NOM | MAX | MIN        | NOM | MAX  |         |
| Supply voltage, $V_{CC}$                           |                                  | 4.5        | 5   | 5.5 | 4.75       | 5   | 5.25 | V       |
| High-level output current, $I_{OH}$                | $Q_A, Q_B, Q_C, Q_D$             | -1         |     |     | -2.6       |     |      | mA      |
|                                                    | $Q_D'$                           | -400       |     |     | -400       |     |      | $\mu A$ |
| Low-level output current, $I_{OL}$                 | $Q_A, Q_B, Q_C, Q_D$             | 12         |     |     | 24         |     |      | mA      |
|                                                    | $Q_D'$                           | 4          |     |     | 8          |     |      | mA      |
| Clock frequency, $f_{clock}$                       |                                  | 0          |     | 30  | 0          |     | 30   | MHz     |
| Width of clock pulse, $t_{w(clock)}$               |                                  | 16         |     |     | 16         |     |      | ns      |
| Setup time, high-level or low-level data, $t_{su}$ | $\text{LD}/\overline{\text{SH}}$ | 40         |     |     | 40         |     |      | ns      |
|                                                    | All other inputs                 | 20         |     |     | 20         |     |      |         |
| Hold time, high-level or low-level data, $t_h$     |                                  | 10         |     |     | 10         |     |      | ns      |
| Operating free-air temperature, $T_A$              |                                  | -55        |     | 125 | 0          |     | 70   | °C      |

  
**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN54LS395A, SN74LS395A

## 4-BIT CASCADABLE SHIFT REGISTERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                                                             | TEST CONDITIONS <sup>†</sup>                                                                               | SN54LS395A                                                        |                  |      | SN74LS395A                                                        |                  |      | UNIT |
|-----------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|------------------|------|-------------------------------------------------------------------|------------------|------|------|
|                                                                       |                                                                                                            | MIN                                                               | TYP <sup>‡</sup> | MAX  | MIN                                                               | TYP <sup>‡</sup> | MAX  |      |
| V <sub>IH</sub> High-level input voltage                              |                                                                                                            | 2                                                                 |                  |      | 2                                                                 |                  |      | V    |
| V <sub>IL</sub> Low-level input voltage                               |                                                                                                            |                                                                   |                  | 0.7  |                                                                   |                  | 0.8  | V    |
| V <sub>IK</sub> Input clamp voltage                                   | V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA                                                             |                                                                   |                  | -1.5 |                                                                   |                  | -1.5 | V    |
| V <sub>OH</sub> High-level output voltage                             | V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> = MAX | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |                  |      | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |                  |      | V    |
|                                                                       |                                                                                                            | Q <sub>D</sub> '                                                  |                  |      | Q <sub>D</sub> '                                                  |                  |      | V    |
| V <sub>OL</sub> Low-level output voltage                              | V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max, V <sub>IH</sub> = 2 V                        | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |                  |      | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |                  |      | V    |
|                                                                       |                                                                                                            | I <sub>OL</sub> = 12 mA                                           |                  |      | I <sub>OL</sub> = 12 mA                                           |                  |      | V    |
|                                                                       |                                                                                                            | I <sub>OL</sub> = 24 mA                                           |                  |      | I <sub>OL</sub> = 24 mA                                           |                  |      | V    |
|                                                                       |                                                                                                            | Q <sub>D</sub> '                                                  |                  |      | Q <sub>D</sub> '                                                  |                  |      | V    |
| I <sub>OZH</sub> Off-state output current, high-level voltage applied | V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.7 V, V <sub>IH</sub> = 2 V                                       | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |                  |      | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |                  |      | μA   |
| I <sub>OZL</sub> Off-state output current, low-level voltage applied  | V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.4 V, V <sub>IH</sub> = 2 V                                       | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |                  |      | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |                  |      | μA   |
| I <sub>I</sub> Input current at maximum input voltage                 | V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V                                                                |                                                                   |                  |      |                                                                   |                  |      | mA   |
| I <sub>IH</sub> High-level input current                              | V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V                                                              |                                                                   |                  |      |                                                                   |                  |      | μA   |
| I <sub>IL</sub> Low-level input current                               | V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V                                                              |                                                                   |                  |      |                                                                   |                  |      | mA   |
| I <sub>OS</sub> Short-circuit output current <sup>§</sup>             | V <sub>CC</sub> = MAX                                                                                      | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |                  |      | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> |                  |      | mA   |
|                                                                       |                                                                                                            | Q <sub>D</sub> '                                                  |                  |      | Q <sub>D</sub> '                                                  |                  |      | mA   |
| I <sub>CC</sub> Supply current                                        | V <sub>CC</sub> = MAX. See Note 2                                                                          | Condition A                                                       |                  |      | Condition A                                                       |                  |      | mA   |
|                                                                       |                                                                                                            | Condition B                                                       |                  |      | Condition B                                                       |                  |      | mA   |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured with the outputs open, the serial input and mode control at 4.5 V, and the data inputs grounded under the following conditions:

- Output control at 4.5 V and a momentary 3 V, then ground, applied to clock input.
- Output control and clock input grounded.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

| PARAMETER                                                                    | TEST CONDITIONS                                                                                                                                                                                           | MIN | TYP | MAX | UNIT |
|------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| f <sub>max</sub> Maximum clock frequency                                     | See Note 3,                                                                                                                                                                                               | 30  | 45  |     | MHz  |
| t <sub>PHL</sub> Propagation delay time, high-to-low-level output from clear | Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub> outputs:<br>R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF<br>Q <sub>D</sub> ' output:<br>R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 15 pF |     | 22  | 35  | ns   |
| t <sub>PLH</sub> Propagation delay time, low-to-high-level output            |                                                                                                                                                                                                           |     | 15  | 30  | ns   |
| t <sub>PHL</sub> Propagation delay time, high-to-low-level output            |                                                                                                                                                                                                           |     | 20  | 30  | ns   |
| t <sub>PZH</sub> Output enable time to high level                            |                                                                                                                                                                                                           |     | 15  | 25  | ns   |
| t <sub>PZL</sub> Output enable time to low level                             | C <sub>L</sub> = 5 pF,<br>See Note 3                                                                                                                                                                      |     | 17  | 25  | ns   |
| t <sub>PHZ</sub> Output disable time from high level                         |                                                                                                                                                                                                           |     | 11  | 17  | ns   |
| t <sub>PLZ</sub> Output disable time from low level                          |                                                                                                                                                                                                           |     | 12  | 20  | ns   |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/<br>Ball Finish | MSL Peak Temp <sup>(3)</sup> | Samples<br>(Requires Login) |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|----------------------|------------------------------|-----------------------------|
| JM38510/30607B2A | OBSOLETE              | LCCC         | FK              | 20   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| JM38510/30607BEA | OBSOLETE              | CDIP         | J               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| JM38510/30607BEA | OBSOLETE              | CDIP         | J               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SN54LS395AJ      | OBSOLETE              | CDIP         | J               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SN54LS395AJ      | OBSOLETE              | CDIP         | J               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SN74LS395AD      | OBSOLETE              | SOIC         | D               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SN74LS395AD      | OBSOLETE              | SOIC         | D               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SN74LS395ADR     | OBSOLETE              | SOIC         | D               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SN74LS395ADR     | OBSOLETE              | SOIC         | D               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SN74LS395AN      | OBSOLETE              | PDIP         | N               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SN74LS395AN      | OBSOLETE              | PDIP         | N               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SNJ54LS395AFK    | OBSOLETE              | LCCC         | FK              | 20   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SNJ54LS395AFK    | OBSOLETE              | LCCC         | FK              | 20   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SNJ54LS395AJ     | OBSOLETE              | CDIP         | J               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SNJ54LS395AJ     | OBSOLETE              | CDIP         | J               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SNJ54LS395AW     | OBSOLETE              | CFP          | W               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |
| SNJ54LS395AW     | OBSOLETE              | CFP          | W               | 16   |             | TBD                     | Call TI              | Call TI                      | Samples Not Available       |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54LS395A, SN74LS395A :**

- Catalog: [SN74LS395A](#)
- Military: [SN54LS395A](#)

**NOTE: Qualified Version Definitions:**

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

J (R-GDIP-T\*\*)

14 LEADS SHOWN

# CERAMIC DUAL IN-LINE PACKAGE



| PINS **<br>DIM | 14                     | 16                     | 18                     | 20                     |
|----------------|------------------------|------------------------|------------------------|------------------------|
| A              | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC |
| B MAX          | 0.785<br>(19,94)       | .840<br>(21,34)        | 0.960<br>(24,38)       | 1.060<br>(26,92)       |
| B MIN          | —                      | —                      | —                      | —                      |
| C MAX          | 0.300<br>(7,62)        | 0.300<br>(7,62)        | 0.310<br>(7,87)        | 0.300<br>(7,62)        |
| C MIN          | 0.245<br>(6,22)        | 0.245<br>(6,22)        | 0.220<br>(5,59)        | 0.245<br>(6,22)        |




4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



FK (S-CQCC-N\*\*)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



| NO. OF<br>TERMINALS<br>** | A                |                  | B                |                  |
|---------------------------|------------------|------------------|------------------|------------------|
|                           | MIN              | MAX              | MIN              | MAX              |
| 20                        | 0.342<br>(8,69)  | 0.358<br>(9,09)  | 0.307<br>(7,80)  | 0.358<br>(9,09)  |
| 28                        | 0.442<br>(11,23) | 0.458<br>(11,63) | 0.406<br>(10,31) | 0.458<br>(11,63) |
| 44                        | 0.640<br>(16,26) | 0.660<br>(16,76) | 0.495<br>(12,58) | 0.560<br>(14,22) |
| 52                        | 0.740<br>(18,78) | 0.761<br>(19,32) | 0.495<br>(12,58) | 0.560<br>(14,22) |
| 68                        | 0.938<br>(23,83) | 0.962<br>(24,43) | 0.850<br>(21,6)  | 0.858<br>(21,8)  |
| 84                        | 1.141<br>(28,99) | 1.165<br>(29,59) | 1.047<br>(26,6)  | 1.063<br>(27,0)  |



4040140/D 01/11

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a metal lid.
  - Falls within JEDEC MS-004

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



| PINS **             | 14               | 16               | 18               | 20               |
|---------------------|------------------|------------------|------------------|------------------|
| DIM                 |                  |                  |                  |                  |
| A MAX               | 0.775<br>(19,69) | 0.775<br>(19,69) | 0.920<br>(23,37) | 1.060<br>(26,92) |
| A MIN               | 0.745<br>(18,92) | 0.745<br>(18,92) | 0.850<br>(21,59) | 0.940<br>(23,88) |
| MS-001<br>VARIATION | AA               | BB               | AC               | AD               |



14/18 Pin Only  
20 Pin vendor option

4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

|                             |                                                                    |
|-----------------------------|--------------------------------------------------------------------|
| Audio                       | <a href="http://www.ti.com/audio">www.ti.com/audio</a>             |
| Amplifiers                  | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             |
| Data Converters             | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     |
| DLP® Products               | <a href="http://www.dlp.com">www.dlp.com</a>                       |
| DSP                         | <a href="http://dsp.ti.com">dsp.ti.com</a>                         |
| Clocks and Timers           | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>           |
| Interface                   | <a href="http://interface.ti.com">interface.ti.com</a>             |
| Logic                       | <a href="http://logic.ti.com">logic.ti.com</a>                     |
| Power Mgmt                  | <a href="http://power.ti.com">power.ti.com</a>                     |
| Microcontrollers            | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> |
| RFID                        | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>               |
| RF/IF and ZigBee® Solutions | <a href="http://www.ti.com/lprf">www.ti.com/lprf</a>               |

### Applications

|                               |                                                                                          |
|-------------------------------|------------------------------------------------------------------------------------------|
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Transportation and Automotive | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |
| Wireless                      | <a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>                   |

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated