

# SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

- Suitable for IEEE Standard 896 Applications†
- SN75ALS056 is an Octal Transceiver
- SN75ALS057 is a Quad Transceiver
- High-Speed Advanced Low-Power Schottky (ALS) Circuitry
- Low Power Dissipation: 52.5 mW/Channel Max
- High-Impedance pnp Inputs
- Logic-Level 1-V Bus Swing Reduces Power Consumption
- Trapezoidal Bus Output Waveform Reduces Noise Coupling to Adjacent Lines
- Power-Up/Power-Down Protection (Glitch Free)
- Open-Collector Driver Outputs Allow Wired-OR Connections
- Designed to Be a Faster, Lower-Power Functional Equivalent of National DS3896, DS3897


## description

The SN75ALS056 is an eight-channel, monolithic, high-speed, advanced low-power Schottky (ALS) device designed for two-way data communication in a densely populated backplane. The SN75ALS057 is a four-channel version with independent driver-input (Dn) and receiver-output (Rn) pins and a separate driver disable for each driver (En).


These transceivers feature open-collector driver outputs with series Schottky diodes to reduce capacitive loading to the bus. By using a 2-V pullup termination on the bus, the output signal swing is approximately 1 V, which reduces the power necessary to drive the bus load capacitance. The driver outputs generate trapezoidal waveforms that reduce crosstalk between channels. The drivers are capable of driving an equivalent dc load as low as 18.5 Ω. The receivers have internal low-pass filters to further improve noise immunity.

The SN75ALS056 and SN75ALS057 are characterized for operation from 0°C to 70°C.

SN75ALS056 . . . DW OR N PACKAGE  
(TOP VIEW)



SN75ALS057 . . . DW OR N PACKAGE  
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† The transceivers are suitable for IEEE Standard 896 applications to the extent of the operating conditions and characteristics specified in this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1998, Texas Instruments Incorporated





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS


SLLS028G – AUGUST 1987 – REVISED JUNE 1998

## logic symbol†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

## Function Tables

### SN75ALS056 TRANSMIT/RECEIVE

CONTROLS		CHANNELS	
$\overline{CS}$	T/R	$A \leftrightarrow B$	
L	H	T(A	B)
L	L	R(B	A)
H	X		D


### SN75ALS057 TRANSMIT/RECEIVE

CONTROLS			CHANNELS			
$\overline{TE}$	$\overline{RE}$	En	D	B	B	R
L	L	L	D		R	
L	L	H	T		R	
L	H	L	D		D	
L	H	H	T		D	
H	L	X	D		R	
H	H	X	D		D	

H = high level, L = low level, R = receive, T = transmit,  
D = disable, X = irrelevant

Direction of data transmission is from An to Bn for the SN75ALS056 and from Dn to Bn for the SN75ALS057.  
Direction of data reception is from Bn to An for the SN75ALS056 and from Bn to Rn for the SN75ALS057. Data transfer is inverting in both directions.

schematics of inputs and outputs



† Additional ESD protection is on the SN75ALS057, which has separate receiver-output and driver-input pins.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)‡

Supply voltage, $V_{CC}$ (see Note 1)	6 V
Control input voltage, $V_I$	5.5 V
Driver input voltage, $V_I$	5.5 V
Driver output voltage, $V_O$	2.5 V
Receiver input voltage, $V_I$	2.5 V
Receiver output voltage, $V_O$	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, $T_{stg}$	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: DW or N package	260 °C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to network ground terminal.

# SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
DW	1025 mW	8.2 mW/°C	656 mW	—
N	1150 mW	9.2 mW/°C	736 mW	—

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level driver and control input voltage, V <sub>IH</sub>	2			V
Low-level driver and control input voltage, V <sub>IL</sub>			0.8	V
Bus termination voltage	1.9		2.1	V
Operating free-air temperature, T <sub>A</sub>	0		70	°C

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN75ALS056			UNIT
		MIN	TYP <sup>†</sup>	MAX	
V <sub>IK</sub> Input clamp voltage at An, T/R, or CS	I <sub>I</sub> = -18 mA			-1.5	V
V <sub>IT</sub> Receiver input threshold voltage at Bn		1.405	1.69		V
V <sub>OH</sub> High-level output voltage at An	Bn at 1.2 V, CS at 0.8 V, T/R at 0.8 V, I <sub>OH</sub> = -400 μA		2.4		V
V <sub>OL</sub> Low-level output voltage	An	Bn at 2 V, CS at 0.8 V, T/R at 0.8 V, I <sub>OL</sub> = 16 mA		0.5	V
	Bn	An at 2 V, CS at 0.8 V, T/R at 2 V, V <sub>L</sub> = 2 V, R <sub>L</sub> = 18.5 Ω, See Figure 1	0.75	1.2	
I <sub>IH</sub> High-level input current	An, T/R or CS	V <sub>I</sub> = V <sub>CC</sub>		40	μA
	Bn	V <sub>I</sub> = 2 V, V <sub>CC</sub> = 0 or 5.25 V, An at 0.8 V, T/R at 0.8 V		100	
I <sub>IL</sub> Low level input current at An, T/R, or CS	V <sub>I</sub> = 0.4 V			-400	μA
I <sub>OS</sub> Short-circuit output current at An	An at 0, Bn at 1.2 V, CS at 0.8 V, T/R at 0.8 V	-40	-120		mA
I <sub>CC</sub> Supply current				75	mA
C <sub>O(B)</sub> Driver output capacitance				4.5	pF

<sup>†</sup> Typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

**SN75ALS056, SN75ALS057**  
**TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS**

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	SN75ALS057			UNIT
			MIN	TYP†	MAX	
$V_{IK}$	Input clamp voltage at $D_n$ , $E_n$ , $\overline{T_E}$ , or $\overline{R_E}$	$I_I = -18 \text{ mA}$			-1.5	V
$V_{IT}$	Receiver input threshold voltage at $B_n$			1.41	1.69	V
$V_{OH}$	High-level output voltage at $R_n$	$B_n$ at 1.2 V, $\overline{R_E}$ at 0.8 V, $I_{OH} = -400 \mu\text{A}$		2.4		V
$V_{OL}$	Low-level output voltage	$R_n$	$B_n$ at 2 V, $\overline{R_E}$ at 0.8 V, $I_{OL} = 16 \text{ mA}$		0.5	V
		$B_n$	$D_n$ at 2 V, $E_n$ at 2 V, $\overline{T_E}$ at 0.8 V, $V_L = 2 \text{ V}$ , $R_L = 18.5 \Omega$ , See Figure 1	0.75	1.2	
$I_{IH}$	High-level input current	$D_n$ , $E_n$ , $\overline{T_E}$ , or $\overline{R_E}$	$V_I = V_{CC}$		40	$\mu\text{A}$
		$B_n$	$V_I = 2 \text{ V}$ , $V_{CC} = 0$ or $5.25 \text{ V}$ , $D_n$ at 0.8 V, $E_n$ at 0.8 V, $\overline{T_E}$ at 0.8 V		100	
$I_{IL}$	Low-level input current at $D_n$ , $E_n$ , $\overline{T_E}$ , or $\overline{R_E}$		$V_I = 0.4 \text{ V}$		-400	$\mu\text{A}$
$I_{OS}$	Short-circuit output current at $R_n$		$R_n$ at 0, $B_n$ at 1.2 V, $\overline{R_E}$ at 0.8 V	-40	-120	mA
$I_{CC}$	Supply current				40	mA
$C_{O(B)}$	Driver output capacitance				4.5	$\text{pF}$

† Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS056 DRIVER			UNIT
				MIN	TYP†	MAX	
$t_{PLH1}$	$\overline{CS}$	$B_n$	$A_n$ and $T/\overline{R}$ at 2 V, $V_L = 2 \text{ V}$ , $R_{L1} = 18 \Omega$ , $C_L = 30 \text{ pF}$ , $R_{L2}$ not connected, See Figure 2			24	ns
$t_{PHL1}$						20	
$t_{PLH2}$	$A_n$	$B_n$	$\overline{CS}$ at 0.8 V, $T/\overline{R}$ at 2 V, $V_L = 2 \text{ V}$ , $R_{L1} = 18 \Omega$ , $R_{L2}$ not connected, $C_L = 30 \text{ pF}$ , See Figure 2,			19	ns
$t_{PHL2}$						18	
$t_{PLH3}$	$T/\overline{R}$	$B_n$	$V_I(A_n) = 5 \text{ V}$ , $CS$ at 0.8 V, $R_{L1} = 18 \Omega$ , $C_L = 30 \text{ pF}$ , $R_{L2}$ not connected, $V_L = 2 \text{ V}$ , See Figure 3,			25	ns
$t_{PHL3}$						35	
$t_{TLH}$	$A_n$	$B_n$	$\overline{CS}$ at 0.8 V, $T/\overline{R}$ at 2 V, $V_L = 2 \text{ V}$ , $C_L = 30 \text{ pF}$ , $R_{L1} = 18 \Omega$ , $R_{L2}$ not connected, See Figure 2	1	3	11	ns
$t_{THL}$				1	3	6	

† Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

# SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS056 RECEIVER		UNIT
				MIN	MAX	
t <sub>PLH4</sub>	Propagation delay time, low-to-high-level output	Bn	An	CS at 0.8 V, T/R at 0.8 V, R <sub>L1</sub> = 390 Ω, R <sub>L2</sub> = 1.6 kΩ, C <sub>L</sub> = 30 pF, See Figure 4	18	ns
t <sub>PHL4</sub>					18	
t <sub>PLZ1</sub>	Output disable time from low level	T/R	An	CS at 0.8 V, V <sub>I(Bn)</sub> = 2 V, V <sub>L</sub> = 5 V, R <sub>L1</sub> = 390 Ω, R <sub>L2</sub> not connected, C <sub>L</sub> = 15 pF, See Figure 3	20	ns
t <sub>PZL1</sub>	Output enable time to low level	T/R	An	CS at 0.8 V, V <sub>I(Bn)</sub> = 2 V, V <sub>L</sub> = 5 V, R <sub>L1</sub> = 390 Ω, R <sub>L2</sub> = 1.6 kΩ, C <sub>L</sub> = 30 pF, See Figure 3	40	ns
t <sub>PHZ1</sub>	Output disable time from high level	T/R	An	CS at 0.8 V, V <sub>I(Bn)</sub> = 0, V <sub>L</sub> = 0, R <sub>L1</sub> = 390 Ω, R <sub>L2</sub> not connected, C <sub>L</sub> = 15 pF, See Figure 3	17	ns
t <sub>PZH1</sub>	Output enable time to high level	T/R	An	CS at 0.8 V, V <sub>I(Bn)</sub> = 0, V <sub>L</sub> = 0, R <sub>L1</sub> not connected, R <sub>L2</sub> = 1.6 kΩ, C <sub>L</sub> = 30 pF, See Figure 3	15	ns
t <sub>PLZ2</sub>	Output disable time from low level	CS	An	Bn at 2 V, T/R at 0.8 V, C <sub>L</sub> = 5 pF, V <sub>L</sub> = 5 V, R <sub>L1</sub> = 390 Ω, R <sub>L2</sub> not connected, See Figure 5	18	ns
t <sub>PZL2</sub>	Output enable time to low level	CS	An	Bn at 2 V, T/R at 0.8 V, C <sub>L</sub> = 30 pF, V <sub>L</sub> = 5 V, R <sub>L1</sub> = 390 Ω, R <sub>L2</sub> = 1.6 kΩ, See Figure 5	15	ns
t <sub>PHZ2</sub>	Output disable time from high level	CS	An	Bn at 0.8 V, T/R at 0.8 V, C <sub>L</sub> = 5 pF, V <sub>L</sub> = 0, R <sub>L1</sub> = 390 Ω, R <sub>L2</sub> not connected, See Figure 5	8	ns
t <sub>PZH2</sub>	Output enable time to high level	CS	An	Bn at 0.8 V, T/R at 0.8 V, C <sub>L</sub> = 30 pF, V <sub>L</sub> = 0, R <sub>L1</sub> not connected, R <sub>L2</sub> = 1.6 kΩ, See Figure 5	17	ns
t <sub>w(NR)</sub>	Receiver noise rejection pulse duration	Bn	An	CS at 0.8 V, T/R at 0.8 V, R <sub>L1</sub> = 390 Ω, R <sub>L2</sub> = 1.6 kΩ, C <sub>L</sub> = 30 pF, V <sub>L</sub> = 5 V, See Figure 6	3	ns

**SN75ALS056, SN75ALS057  
TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS**

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS057 DRIVER			UNIT
				MIN	TYP†	MAX	
t <sub>PLH1</sub>	Propagation delay time, low-to-high-level output	TE	Bn	Dn, En, $\overline{RE}$ at 2 V, $V_L = 2$ V, $R_L2$ not connected, $R_L1 = 18 \Omega$ , See Figure 2, $C_L = 30$ pF			24
t <sub>PHL1</sub>							20
t <sub>PLH2</sub>	Propagation delay time, low-to-high-level output	Dn or En	Bn	$\overline{TE}$ at 0.8 V, $\overline{RE}$ at 2 V, $V_L = 2$ V, $R_L1 = 18 \Omega$ , $R_L2$ not connected, $C_L = 30$ pF, See Figure 2			19
t <sub>PHL2</sub>							18
t <sub>TLH</sub>	Transition time, low-to-high-level output	Dn or En	Bn	$\overline{RE}$ at 2 V, $V_L = 2$ V, TE at 0.8 V, $R_L1 = 18 \Omega$ , $R_L2$ not connected, $C_L = 30$ pF, See Figure 2	1	3	11
t <sub>THL</sub>					1	3	6

† Typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS057 RECEIVER		UNIT
				MIN	MAX	
t <sub>PLH4</sub>	Propagation delay time, low-to-high-level output	Bn	$\overline{RE}$ at 0.8 V, $\overline{TE}$ at 2 V, $V_L = 5$ V, $R_L1 = 390 \Omega$ , $R_L2 = 1.6 \text{ k}\Omega$ , $C_L = 30$ pF, See Figure 4			18
t <sub>PHL4</sub>						18
t <sub>PLZ2</sub>	Output disable time from low level	RE	Rn	Bn at 2 V, $\overline{TE}$ at 2 V, $V_L = 5$ V, $C_L = 5$ pF, $R_L1 = 390 \Omega$ , $R_L2$ not connected, See Figure 5	18	ns
t <sub>PZL2</sub>	Output enable time to low level	RE	Rn	Bn at 2 V, $\overline{TE}$ at 2 V, $V_L = 5$ V, $C_L = 30$ pF, $R_L1 = 390 \Omega$ , $R_L2 = 1.6 \text{ k}\Omega$ , See Figure 5	15	ns
t <sub>PHZ2</sub>	Output disable time from high level	RE	Rn	Bn at 0.8 V, $\overline{TE}$ at 2 V, $V_L = 0$ , $C_L = 5$ pF, $R_L1 = 390 \Omega$ , $R_L2$ not connected, See Figure 5	17	ns
t <sub>PZH2</sub>	Output enable time to high level	RE	Rn	Bn at 0.8 V, $\overline{TE}$ at 2 V, $V_L = 0$ , $C_L = 30$ pF, $R_L1$ not connected, $R_L2 = 1.6 \text{ k}\Omega$ , See Figure 5	17	ns
t <sub>w(NR)</sub>	Receiver noise rejection pulse duration	Bn	Rn	$\overline{TE}$ at 2 V, $\overline{RE}$ at 0.8 V, $V_L = 0$ , $R_L1 = 390 \Omega$ , $R_L2 = 1.6 \text{ k}\Omega$ , $C_L = 30$ pF, See Figure 6	3	ns

# SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75ALS057 DRIVER PLUS RECEIVER		UNIT
				MIN	MAX	
$t_{PLH6}$ Propagation delay time, low-to-high-level output	Dn	Rn	$\overline{RE}$ at 0.8 V, $\overline{TE}$ at 0.8 V, $R_L1 = 390 \Omega$ , $R_L2 = 1.6 \text{ k}\Omega$ , $C_L = 30 \text{ pF}$ , See Figure 7	40	ns	

## PARAMETER MEASUREMENT INFORMATION





Figure 1. Driver Low-Level-Output-Voltage Test Circuit

PARAMETER MEASUREMENT INFORMATION




NOTE A:  $t_r = t_f \leq 5$  ns from 10% to 90%

Figure 2. Driver Test Circuit and Voltage Waveforms


# SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998

## PARAMETER MEASUREMENT INFORMATION



### TEST CIRCUIT




### VOLTAGE WAVEFORMS

NOTE A:  $t_f = t_f \leq 5$  ns from 10% to 90%

Figure 3. Propagation Delay From T/R to An or Bn Test Circuit and Voltage Waveforms


SN75ALS056, SN75ALS057  
TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G – AUGUST 1987 – REVISED JUNE 1998



NOTE A:  $t_r = t_f \leq 5$  ns from 10% to 90%

**Figure 4. Receiver Test Circuit and Voltage Waveforms**




NOTE A:  $t_r = t_f \leq 5$  ns from 10% to 90%

**Figure 5. Propagation Delay From CS to An or RE to Rn Test Circuit and Voltage Waveforms**

# SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS


SLLS028G – AUGUST 1987 – REVISED JUNE 1998

## PARAMETER MEASUREMENT INFORMATION



NOTE A:  $t_f = t_f \leq 5$  ns from 10% to 90%

Figure 6. Receiver Noise-Immunity Test Circuit and Voltage Waveforms



NOTE A:  $t_f = t_f \leq 5$  ns from 10% to 90%

Figure 7. Driver Plus Receiver Delay-Times Test Circuits and Voltage Waveforms

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN75ALS056DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS056DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS056DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS056DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS056DWG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS056N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS056NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS057DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS057DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS057DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS057DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS057DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS057DWG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS057N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75ALS057NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS056DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN75ALS057DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS056DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75ALS057DWR	SOIC	DW	20	2000	367.0	367.0	45.0

## N (R-PDIP-T\*\*)


16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE





NOTES:


- All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
- Falls within JEDEC MS-013 variation AC.

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE

Example Board Layout  
(Note C)Stencil Openings  
(Note D)

Non Solder Mask Define Pad



4209202-4/E 07/11

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Refer to IPC7351 for alternate board design.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products	Applications
Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>
	<b>TI E2E Community</b>
	<a href="http://e2e.ti.com">e2e.ti.com</a>