CMOS 8-Bit Microcontroller


TMP86CH72FG/TMP86CM72FG

TMP86CH72/CM72 is a low-power, high-speed and high-performance 8-bit single chip microcomputer, including large capacity ROM/RAM, input/output ports, multiple timer/counter, serial interface, 8-bit AD converter and VFT (Vacume Fluorescent Tube) driver.

Product No.	ROM	RAM	Package	OTP MCU
TMP86CH72FG	16K×8 bits	1 K × 8 bits	P-QFP64-1414-0.80C	TMD96DM73EC
TMP86CM72FG	32 K × 8 bits	1 K × 8 bits	F-Q F04-1414-0.80C	TMP86PM72FG

Features

- ◆ 8-bit single chip microcomputer TLCS-870/C series
- Minimum instruction execution time: 0.25 μ s (at 16 MHz) $122 \mu s$ (at 32.768 kHz)
- ◆ 731 basic machine instructions: 132 types
- 19 interrupt sources (External: 6, Internal: 13)
- ◆ Input/output ports: 54 pins
- 16-bit timer counters: 1 channels
 - TC2: Timer, Event counter, Window modes
- ♦ 8-bit timer counters: 2 channels
 - TC3: Timer, Event counter, Capture modes (Pulse width/duty measurement).
 - TC4: Timer, Event counter, PWM (Pulse width modulation) Output, PDO (Programmable Divider Output)



030619EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer of the products of the product of the pr

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.



Purchase of TOSHIBA I² C components conveys a license under the Philips I² C Patent Rights to use these components in an I² C system, provided that the system conforms to the I² C Standard Specification as defined by

> 86CH72-1 2003-06-23

- ◆ Time base timer
- ♦ Watchdog timer
 - Interrupt source
- Divider output function
- ♦ 4 key-on wakeup pins
- ♦ Serial interface
 - 8-bit SIO: 1 channel (with 32 bytes buffer)
 - I2C bus: 1 channel
 - 8-bit UART: 1 channel
- ♦ 8-bit successive approximation type AD converter
 - Analog input: 8 channels
- ◆ Vacume flouorescent tube driver (Automatic display)
 - Programmable grid scan
 - High breakdown voltage ports (Max 41 V × 32 bits)
- ♦ ROM corrective function
- ◆ Low-consumption power (9 modes)
 - STOP mode: Oscillation stop (Battery/capacitor back-up).
 - SLOW1 mode: Low consumption power operation by low-frequency clock (High-frequency clock

stop.)

• SLOW2 mode: Low consumption power operation by low-frequency clock (High-frequency clock

oscillate.)

• IDLE0 mode: CPU stops, and peripherals operate using high-frequency clock of Time-Base-Timer.

Release by INTTBT interrupt.

• IDLE1 mode: CPU stops, and peripherals operate using high-frequency clock.

Release by interrupts.

• IDLE2 mode: CPU stops, and peripherals operate using high and low-frequency clock.

Release by interrupts.

• SLLEPO mode: CPU stops, and peripherals operate using low-frequency clock of Time-Base-Timer.

Release by INTTBT interrupt.

• SLEEP1 mode: CPU stops, and peripherals operate using low-frequency clock.

Release by interrupts.

SLEEP2 mode: CPU stops, and peripherals operate using high and low-frequency clock.


Release by interrupts.

- ◆ Dual clock operation
 - Single/dual-clock mode
- ♦ Wide operating voltage: 4.5 V to 5.5 V at 16 MHz/32.768 kHz

2.7 V to 5.5 V at 8 MHz/32.768 kHz


Pin Assignments (Top view)

P-QFP64-1414-0.80C



Note: All VDD terminals are connected externally.

Block Diagram



Pin Functions (1/2)

Pin Name	1/0	Functions	
P10(TC3/INT3)	I/O (Input)		Timer/counter input External interrupt input
P11 (PWM4/PDO4/TC4)	I/O (Output/Output/Input)	8-bit I/O port. Each bit of these ports can be individually configured as an input or output under software	PWM output PDO output Timer/counter input
P12 (TXD)	I/O (Output)	control. When used as serial data input, external interrupt	UART data output
P13 (RXD/INT2)	I/O (Input)	input, timer/counter input, the input mode is configured.	UART data input External interrupt input
P14 (SI/SDA)	I/O (Input)	When used as PWM output, PDO output, PPG output, serial data output, serial clock output, the latch must be set to "1" and the output mode is	SIO data input I ² C bus data
P15 (SO/SCL)	I/O (Output)	configured. When used as open-drain port, P1OUTCR set to "0".	SIO data output I ² C bus clock
P16 (SCK)	1/0 (1/0)	When used as CMOS port, P1OUTCR set to "1".	SIO clock I/O
P17 (CS /INT4)	I/O (Input)		SIO chip select input External interrupt input
P20 (STOP/INT5/TC2)	I/O (Input)	8-bit I/O port.	External interrupt input STOP mode release signal input Timer/counter input
P21 (XTIN)	I/O (Input)	When use as input port, external interrupt input,	Resonator connecting
P22 (XTOUT)	I/O (Output)	and STOP mode release signal input, the latch must be set to "1".	pins for low-frequency clock. For inputting external clock, XTIN is used and XTOUT is opened.
P40	l/O		High current output
P41 P42 (AIN0)		8-bit I/O port.	AD converter analog
P43 (AIN1)	I/O (Input)	Each bit of these ports can be individually	input
P44 (AIN2/STOP2)		configured as an input or output under software control.	
P45 (AIN3/STOP3)	i	When use as analog input, then must be set to "1".	AD converter analog input
P46 (AIN4/STOP4)	l/O (Input)	_ ,	STOP mode release signal
P47 (AIN5/STOP5)	1		Input
P50 (DVO)	I/O (Output)	3-bit I/O port.	Divider output
P51 (INT0)	I/O (Input)	Each bit of these ports can be individually	External interrupt input
P52 (INT1)	I/O (Input)	configured as an input or output under software control.	External interrupt input
P60 (V0)			
P61 (V1)	1		
P62 (V2)	1	 8-bit I/O port.	
P63 (V3)	1/0/0::+:-:+	Each bit of these ports can be individually	Crid Autout
P64 (V4)	- I/O (Output)	configured as an input or output under software	Grid output
P65 (V5)	1	control.	
P66 (V6)	1		
P67 (V7)	1		

Pin Functions (2/2)

Pin Name	I/O	Functions		
P70 (V8)				
P71 (V9)				
P72 (V10)]	8-bit I/O port.		
P73 (V11)	1/0/0 /	Each bit of these ports can be individually		
P74 (V12)	I/O (Output)	configured as an input or output under software	Grid output	
P75 (V13)]	control.		
P76 (V14)]			
P77 (V15)]			
P80 (V16)				
P81 (V17)				
P82 (V18)		8-bit I/O port.		
P83 (V19)	1/0 (0++)	Each bit of these ports can be individually	Samuel autout	
P84 (V20)	I/O (Output)	configured as an input or output under software	Segment output	
P85 (V21)		control.		
P86 (V22)				
P87 (V23)]			
P90 (V24)				
P91 (V25)				
P92 (V26)		8-bit I/O port.		
P93 (V27)	1/0 (0++)	Each bit of these ports can be individually	Same and authorit	
P94 (V28)	I/O (Output)	configured as an input or output under software	Segment output	
P95 (V29)		control.		
P96 (V30)				
P97 (V31)				
TEST	Input	Test pin for out-going test. Be fixed to low.		
RESET	1/0	-		
XIN	Input	Resonator connecting pins for high-frequency clock.		
XOUT	Output	For inputting external clock, XTIN is used and XTOU	T is opened.	
VSS		0.0 [V] (GND)		
VDD		+ 5 [V]		
AVSS	Power Supply	GND0.0 [V]		
VAREF		Analog reference voltage input		
VKK		VFT driver power supply		

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, the external memory interface, and the reset circuit.

1.1 Memory Address Map

The memory of TMP86CH72/CM72 consists of 4 blocks: ROM, RAM, DBR (Data Buffer Register) and SFR (Special Function Register). They are all mapped in 64 Kbyte address space. Figure 1-1 shows the memory address map of TMP86CH72/CM72. The general-purpose registers are not assigned to the RAM address space.




Figure 1-1. Memory Address Maps

1.2 Program Memory (ROM)

The TMP86CH72 has an $16~K\times8$ bits (Address $C000_H$ to $FFFF_H$) of program memory, the TMP86CM72 has $32~K\times8$ bits (Address 8000_H to $FFFF_H$) of program memory (Mask programmed ROM). However, placing program memory on the internal RAM is deregulated if a certain procedure is executed (See 2.4.5 Address trap).

Electrical Characteristics

Absolute Maximum Ratings (VSS = 0 V)

Parameter		Symbol	Pins	Ratings	Unit
Supply voltage		V_{DD}		- 0.3 to 6.5	
Program voltage		V _{PP}	TEST/VPP pin	- 0.3 to 13.0	
Input voltage		V _{IN}		- 0.3 to V _{DD} + 0.3] v
Output voltage		V _{OUT1}		- 0.3 to V _{DD} + 0.3	
		V _{OUT2}	Source open drain port	$V_{DD} - 41 \text{ to } V_{DD} + 0.3$	
	101	I _{OUT1}	P0, P01, P2, P4 (P43~P47), P5 ports	5	
	IOL	I _{OUT2}	P4 (P40, P41) port	40	
Output current (Per 1 pin)	ЮН	I _{OUT3}	P1, P4, P5 ports	-3	mA
(C P P P P P P P P P P P P P P P P P P		I _{OUT4}	P6, P7 ports	- 30	
		I _{OUT5}	P8, P9 ports	- 20	
Output current	IOL	ΣI_{OUT1}	P1, P2, P4, P5 ports	120	
(Total)	ЮН	Σl _{OUT4}	P6, P7, P8, P9 ports	- 120	mA
Power dissipation [Topr = 25	°C]	PD		1200	mW
Soldering temperture (time)		Tsld		260 (10 s)	
Storage temperature		Tstg		– 55 to 125] ℃
Operating temperature		Topr		- 30 to 70	

Note 1: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum ratings is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products, which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Note 2: All VDDs should be connected externally for keeping the same voltage level.

Note 3: Power Dissipation (PD): For PD, it is necessary to decrease $-11.5 \text{ mW}/^{\circ}\text{C}$.

How to Calculate Power Consumption

The share of VFT driver loss (VFT driver output loss + pull-down resistor (RK) loss) in power consumption Pmax of TMP86CH72/CM72 is high. When using a fluorescent display tube with a large number of segments, the maximum power consumption PD must not be exceeded.

Power consumption Pmax = Operating power consumption + Normal output port loss + VFT driver loss.

Where,

Operating power consumption: VDD \times IDD Normal output port loss : $\Sigma I_{OUT1} \times 0.4$

VFT driver loss : VFT driver output loss + pull-down resistor (RK) loss

Example:

When Ta = -10 to 50 °C (When using a fluorescent display tube with a conventional type which can use only one grid output at the same time.) and a fluorescent display tube with segment output = 3 mA, digit output = 12 mA, Vkk = -34.5 V is used.

Operating conditions; VDD = $5 \text{ V} \pm 10\%$, fc = 8 MHz, VFT dimmer time (DIM) = $(14/16) \times \text{tseg}$,

Power consumption Pmax = (1) + (2) + (3)

Where,

- (1) Operating power consumption: $V_{DD} \times I_{DD} = 5.5 \text{ V} \times 10 \text{ mA} = 55 \text{ mW}$ (2) Normal output port loss : $\Sigma I_{OUT2} \times 0.4 = 60 \text{ mA} \times 0.4 \text{ V} = 24 \text{ mW}$
- (3) VFT driver loss : Segment pin = $3 \text{ mA} \times 2 \text{ V} \times \text{Number of segments } X = 6 \text{ mW} \times X$

Grid pin = $12 \text{ mA} \times 2 \text{ V} \times 14/16 \text{ (DIM)} \times \text{Number of grids Y}$

 $= 21 \,\mathrm{mW} \times \mathrm{Y}$

Rk loss = (5.5 V + 34.5 V)^2/50 k Ω \times (Number of segments X +

Number of grids Y) = $32 \text{ mW} \times (X + Y)$

Therefore, Pmax = $55 \text{ mW} + 24 \text{ mW} + 6 \text{ mW} \times \text{X} + 21 \text{ mW} \times \text{Y} + 32 \text{ mW} \times (\text{X} + \text{Y})$ = $132 \text{ mW} + 38 \text{ mWX} \cdots$

Maximum power consumption PD when Ta = 50 °C is determined by the following equation;

```
PD = 1200 \,\mathrm{mW} - (11.5 \times 25) = 912.5 \,\mathrm{mW}
```

The number of segments X that can be lit is:

```
PD > Pmax
912.5 mW > 132 + 38 X
20.53 > X
```

Thus, a fluorescent display tube with less than 20 segments can be used. If a fluorescent display tube with 20 segments or more is used, the number of segments to be lit must be kept to less than 20 by software.

Recommended Operating Conditions

Parameter	Symbol	Pins		Condition	Min	Max	Unit
			f. 16 NALL-	NORMAL1/2 modes	4.5		
			fc = 16 MHz	IDLE1/2 modes	4.5		
			fc = 8 MHz	NORMAL1/2 modes			
Supply voltage	V_{DD}		IC = 6 IVIHZ	IDLE1/2 modes	2.7	5.5	
			fs =	SLOW mode	2.7		
			32.768 kHz	SLEEP mode			
				STOP mode			
Output voltage	V _{OUT3}	Source open drain pins			V _{DD} – 38	V_{DD}	V
Input high voltage	V _{IH1}	Except hysteresis input			V _{DD} × 0.70		
Tortuge	V _{IH2}	Hysteresis input				V_{DD}	
Input low voltage	V _{IL1}	Except hysteresis input				V _{DD} × 0.30	
	V _{IL2}	Hysteresis input			0	V _{DD} × 0.25	
		VIN VOLIT	V _{DD} = 2.7 to 5.5 V V _{DD} = 4.5 to 5.5 V		1.0	8.0	DALL-
Clock fc frequency	TC	XIN, XOUT			1.0	16.0	MHz
	fs	XTIN, XTOUT		_	30.0	34.0	kHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products, which include this device, ensure that the recommended operating conditions for the device are always adhered to.

DC Characteristics $(V_{DD} = 5 V)$

[Condition] $V_{DD} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = A_{VSS} = 0 \text{ V}$, $Topr = -30 \text{ to } 70^{\circ}\text{C}$ (Typ. : $V_{DD} = 5.0 \text{ V}$, $Topr = 25^{\circ}\text{C}$, $V_{ID} = 5.0 \text{ V}$ /0V)

Parameter	Symbol	Pins	Condition	on	Min	Тур.	Max	Unit
Hysteresis voltage	V_{HS}	Hysteresis input			-	0.9	-	V
	I _{IN1}	TEST						
Input current	I _{IN2}	Sink open-drain, Tri-st	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{V} / 0 \text{ V}$		_	_	± 2	μΑ
	I _{IN3}	RESET, STOP]					
Input resistance	R _{IN}	RESET Pull-up			100	220	450	
Pull-down resistance (Note 4)	R _K	Source open drain	V _{DD} = 5.5 V , V _{KK} = -	– 30 V	50	80	120	kΩ
Output leakage	I _{LO1}	Sink open-drain, Tri-st	$V_{DD} = 5.5 V, V_{OUT} =$	5.5 V	-	_	± 2	
current	I _{LO2}	Source open-drain	$V_{DD} = 5.5 \text{ V}, V_{KK} = -$	- 32 V	-	-	± 2	μA
Output high voltage	V _{OH}	Tri-st	$V_{DD} = 4.5 \text{ V}, I_{OH} = -$	0.7 mA	4.1	-	-	.,
Output low voltage	V _{OL1}	Except XOUT (P40, P41)	$V_{DD} = 4.5 \text{ V}$, $I_{OL} = 1$.	.6 mA	-	-	0.4	V
Output high current -	I _{OH1}	P6, P7	$V_{DD} = 4.5 \text{ V}, V_{OH} = 2$	2.4 V	- 18	- 28	_	
	I _{OH2}	P8, P9, PD	$V_{DD} = 4.5 \text{ V}, V_{OH} = 2$	2.4 V	- 9	- 14	_	
Output low current	l _{OL}	High-current (P40, P41)	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1$.0 V	-	20	_	
Supply current in			fc = 16.0 MHz fs = 32.768 KHz		-	12	18	
NORMAL1/2 modes			LC 22 7C0 KH	AD converter Disable	-	6	9	
Supply current in			fc = 16.0 MHz fs = 32.768 KHz	(IREF off)	-	6	9	mA
IDLE0/1/2 modes	I _{DD}		fc = 8.0 MHz fs = 32.768 KHz		-	3	4.5	
Supply current in				AD converter	-	13	19	
NORMAL1/2 modes			fc = 8.0 MHz fs = 32.768 KHz	Enable	-	7	10	
Supply current in				AD converter	_	0.5	5	
STOP mode			T _{opr} = to 70 °C	Disable	_	0.5	10	μA

Note 1: Typical values show those at $T_{opr} = 25^{\circ}C$, $V_{DD} = 5 V$.

Note 2: Input current (I_{IN1} , I_{IN3}): The current through pull-up or pull-down resistor is not included.

Note 3: IDD does not include IREF current.

Note 4: $T_{opr} = -10^{\circ}C$ to $70^{\circ}C$

DC Characteristics (V_{DD}

 $(V_{DD} = 3 V)$

[Condition] $V_{DD} = 3.0 \text{ V} \pm 10\%$, $V_{SS} = A_{VSS} = 0 \text{ V}$, $Topr = -30 \text{ to } 70^{\circ}\text{C}$ (Typ. : $V_{DD} = 3.0 \text{ V}$, $Topr = 25^{\circ}\text{C}$, $V_{DD} = 3.0 \text{ V}/0\text{V}$)

Parameter	Symbol	Pins	Conditi	on	Min	Тур.	Max	Unit
Hysteresis voltage	V_{HS}	Hysteresis input			-	0.4	-	V
	I _{IN1}	TEST						
Input current	I _{IN2}	Sink open-drain, Tri-st	$V_{DD} = 3.3 \text{ V}$, $V_{IN} = 3.3 \text{ V/0 V}$		-	-	± 2	μΑ
	I _{IN3}	RESET, STOP						
Input resistance	R _{IN}	RESET Pull-up			100	220	450	
Pull-down resistance (Note 5)	R_{K}	Source open drain	$V_{DD} = 3.3 \text{ V}, V_{KK} =$	– 30 V	45	75	115	kΩ
Output leakage	I _{LO1}	Sink open-drain, Tr-st	$V_{DD} = 3.3 \text{ V, } V_{OUT} =$	3.3 V/0 V	ı	ı	± 2	
current	I _{LO2}	Source open-drain	$V_{DD} = 3.3 \text{ V, } V_{KK} = -$	– 32 V	ı	ı	± 2	μΑ
Output high voltage	V _{OH}	Tri-st	$V_{DD} = 2.7 \text{ V, } I_{OH} = -$	- 0.6 mA	2.3	ı	ı	V
Output low voltage	V _{OL1}	Except XOUT (P40, P41)	$V_{DD} = 2.7 \text{ V}, I_{OL} = 0$.9 mA	1	1	0.4	V
Output high current	I _{OH1}	P6, P7	$V_{DD} = 2.7 \text{ V}, V_{OH} = 1.5 \text{ V}$		- 5.5	-8	ı	
Output high current	I _{OH2}	P8, P9, PD	$V_{DD} = 2.7 \text{ V, } V_{OH} = $	1.5 V	- 3	- 4.5	ı	
Output low current	I _{OL}	High-current (P40, P41)	$V_{DD} = 2.7 \text{ V}, V_{OL} = 1$	1.0 V	1	6	ı	
Supply current in NORMAL1/2 modes			fc = 8.0 MHz fs = 32.768 KHz	AD converter	-	3	4.5	mA
Supply current in IDLE0/1/2 modes			fc = 8.0 MHz fs = 32.768 KHz	Disable (IREF off)	-	2	2.5	
Supply current in NORMAL1/2 modes			fc = 8.0 MHz fs = 32.768 KHz	AD converter Enable	-	3.5	5	
Supply current in SLOW1/2 modes	I _{DD}		(22.750 KH		-	3	60	
Supply current in SLEEP0/1/2 modes			fs = 32.768 KHz AD converter Disable		_	15	30	μΑ
Supply current in			T _{opr} = to 50 ℃	1	_	0.5	5	1
STOP mode			T _{opr} = to 70 ℃	1	_	0.5	10	1

Note 1: Typical values show those at $T_{opr} = 25^{\circ}C$, $V_{DD} = 3 V$.

Note 2: Input current (I_{IN1} , I_{IN3}); The current through pull-up or pull-down resistor is not included.

Note 3: IDD does not include IREF current.

Note 4: The supply currents of SLOW2 and SLEEP2 modes are equivalent to IDLE0, 1, 2.

Note 5: $T_{opr} = -10^{\circ}C$ to $70^{\circ}C$

AD Characteristics

(V_{SS} = A_{VSS} = 0 V, 4.5 V \leq V_{DD} \leq 5.5 V, Topr = - 30 to 70°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage	V_{AREF}		V _{DD} – 1.5	-	V_{DD}	V
Analog reerence voltage range	$\triangle V_{AREF}$		3.0	-	-	
Analog input voltage	V_{AIN}		0	-	V _{AREF}	٧
Analog supply current	I _{REF}	$V_{DD} = V_{AREF} = 5.5 \text{ V},$ $V_{SS} = 0.0 \text{ V}$	-	0.6	1.0	mA
Non linearity error			_	-	± 1	
Zero point error		$V_{DD} = V_{AREF} = 4.5 \text{ to } 5.5V,$ $V_{SS} = 0 \text{ V}$	-	-	± 1	LSB
Full scale error		V 55 - U V	-	-	± 1	136
Total error			-	-	± 2	

$(V_{SS} = A_{VSS} = 0 \text{ V}, 2.7 \text{ V} \le V_{DD} < 4.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage	V _{AREF}		V _{DD} – 1.5	-	V_{DD}	V
Analog reerence voltage range	$\triangle V_{AREF}$		2.5	-	-	
Analog input voltage	V _{AIN}		0	-	V _{AREF}	٧
Analog supply current	I _{REF}	$V_{DD} = V_{AREF} = 4.5 \text{ V},$ $V_{SS} = 0.0 \text{ V}$	-	0.5	0.8	mA
Non linearity error			_	-	± 1	
Zero point error		$V_{DD} = V_{AREF} = 2.7 \text{ to } 4.5V,$ $V_{SS} = 0 \text{ V}$	-	-	± 1	LSB
Full scale error		v _{SS} = 0 v	-	-	± 1	LJD
Total error			_	-	± 2	

- Note 1: Total errors includes all errors, except quantization error, and is defined as a maximum deviation from the ideal conversion line.
- Note 2: Conversion time is different in recommended value by power supply voltage. About conversion time, please refer to "2.11.2 Register Configuration".
- Note 3: Please use input voltage to AIN input pin in limit of $V_{AREF} V_{SS}$. When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.
- Note 4: Analog Reference Voltage Range: $\triangle V_{AREF} = V_{AREF} V_{SS}$

AC Characteristics

(V_{SS} = 0 V, 4.5 V \leq V_{DD} \leq 5.5 V, Topr = - 30 to 70°C)

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		NORMAL1/2 modes			4	
Machine cycle time	tous	IDLE0/1/2 modes	0.25	-		
	tcyc	SLOW1/2 modes	117.6	-	133.3	μs
		SLEEP0/1/2 modes	117.0			
High level clock pulse width	twcH	For external clock operation (XIN input)		31.25	-	
Low level clock pulse width	twcL	fc = 16 MHz	_			ns
High level clock pulse width	twcH	For external clock operation (XTIN input)		15.26	-	
Low level clock pulse width	twcL	fs = 32.768 kHz	-			μS

(Vss = 0 V, 2.7 V \leq VDD \leq 4.5 V, Topr = -30 to 70°C)

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		NORMAL1/2 mode		-	8	
Machine cycle time	+010	IDLE0/1/2 mode	0.5			
	tcyc	SLOW1/2 mode	117.6	-	133.3	μ S
		SLEEP0/1/2 mode	117.0			
High level clock pulse width	twcH	For external clock operation (XIN input)		62.5	-	
Low level clock pulse width	twcL	fc = 8 MHz	_	02.5		ns
High level clock pulse width	twcH	For external clock operation (XTIN input)		15.26	-	
Low level clock pulse width	twcL	fs = 32.768 kHz	ı			μS


HSIO AC Characteristics

(Vss = 0 V, 2.7 V \leqq V_DD \leqq 5.5 V, Topr = - 30 to 70°C)

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
SCK output period (internal clock)	T _{SCK1}		16/fc	-	-	
SCK output low width (internal clock)	T _{SCL1}	$8 \text{ MHz} < \text{fc} \le 16 \text{ MHz}$ $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$	8/fc – 100ns	-	-	
SCK output high width (internal clock)	T _{SCH1}	- VDD - 4.5 V to 5.5 V	8/fc – 100ns	-	_	
SCK output period (internal clock)	T _{SCK2}	4 MHz $<$ fc \le 8 MHz V _{DD} = 2.7 V to 5.5 V	8/fc	-	-	
SCK output low width (internal clock)	T _{SCL2}		4/fc – 100ns	-	_	s
SCK output high width (internal clock)	T _{SCH2}	- V _{DD} - 2.7 V to 3.3 V	4/fc – 100ns	-	-	
SCK output period (internal clock)	T _{SCK3}	$fc \le 4 MHz$ $V_{DD} = 2.7 V to 5.5 V$	4/fc	-	-	
SCK output low width (internal clock)	T _{SCL3}		2/fc - 100ns	-	-	
SCK output high width (internal clock)	T _{SCH3}	- 100 - 2.7 1 10 3.3 1	2/fc - 100ns	-	-	
SCK input period (external clock)	T _{SCK4}	fc ≦ 8 MHz	800	_	-	
SCK input low width (external clock)	T _{SCL4}	$(V_{DD} = 2.7 \text{ V to 5.5 V})$ fc $\leq 16 \text{ MHz}$	300 (Note 1)	-	-	1
SCK input low width (external clock)	T _{SCH4}	$(V_{DD} = 4.4 \text{ V to } 5.5 \text{ V})$	300 (Note 1)	-	-	
SI input setup time	T _{SUP}		150	-	_	
SI input hold time	T _{HLD}		150	-	-	ns
SO output delay time	T _{DEL}		-	-	200	1
Rising time	T _R	V _{DD} = 3.0 V, CL = 50pF (Note 2)	-	-	100	1
Falling time	T _F		-	-	100	1
SO last bit hold time	T _{SODH}		16.5/fc	-	32.5/fc	

Note 1: T_{SCKL} , $T_{SCKH} \ge 2.5/fc$ (High-frequency clock mode), T_{SCKL} , $T_{SCKH} \ge 2.5/fc$ (Low-frequency clock mode)


Note 2: CL, external capacitance




Recommended Oscillating Conditions

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Oscillator	Oscillation	1/00	Recommended Oscillator		Recommended Constant	
		Frequency	VDD			C ₁	C ₂
High-frequency Oscillation	Ceramic resonator	16 MHz	4.5 V to 5.5 V	MURATA CSA16.00MXZ040		10 pF	10 pF
		8 MHz	2.7 V to 5.5 V	MURATA	CSA8.00MTZ CST8.00MTW	30 pF 30 pF (built-in)	30 pF 30 pF (built-in)
		4.19 MHz	2.7 V to 5.5 V	MURATA	CSA4.19MG CST4.19MGW	30 pF 30 pF (built-in)	30 pF 30 pF (built-in)
Low-frequency Oscillation	Crystal oscillator	32.768 kHz	2.7 V to 5.5 V	SII	VT-200	6 pF	6 pF







- (2) Low-frequency oscillation
- Note 1: An electrical shield by metal shield plate on the surface of IC package is recommended in order to protect the device from the high electric field stress applied from CRT (Cathodic Ray Tube) for continuous reliable operation.
- Note2: When using the device (oscillator) in places exposed to high electric fields such as cathode-ray tubes, we recommend electrically shielding the package in order to maintain normal operating condition.
- Note 3: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change.

 For up-to-date information, please refer to the following URL;

 http://www.murata.co.jp/search/index.html