

DATA SHEET

General Description


The ICS81006 is a high performance, low jitter/ low phase noise VCXO. The ICS81006 works in conjunction with a pullable crystal to generate an output clock over the range of 12MHz – 31.25MHz and has 6 LVCMOS outputs, effectively integrating a fanout buffer function.

The frequency of the VCXO is adjusted by the VC control voltage input. The output range is $\pm 100 \text{ppm}$ around the nominal crystal frequency. The VC control voltage range is $0-V_{DD}$. The device is packaged in a small 4mm x 4mm VFQFN package and is ideal for use on space constrained boards typically encountered in ADSL/VDSL applications.


Features

- Six LVCMOS/LVTTL outputs, 20Ω nominal output impedance
- Output Q5 can be selected for ÷1 or ÷2 frequency relative to the crystal frequency
- Output frequency range: 12MHz to 31.25MHz
- Crystal pull range: ±90ppm (typical)
- Synchronous output enable places outputs in High-Impedance state
- On-chip filter on VIN to suppress noise modulation of VCXO
- V_{DD}/V_{DDO} combinations
 - 3.3V/3.3V
 - 3.3V/2.5V
- 3.3V/1.8V
- 2.5V/2.5V
- 2.5V/1.8V
- 4mm x 4mm 20-Lead VFQFN package is ideal for space constrained designs
- 0°C to 70°C ambient operating temperature
- · Lead-free (RoHS 6) packaging

Block Diagram



Pin Assignment



ICS81006

20-Lead VFQFN 4mm x 4mm x 0.925 package body K Package

Top View



Pin Descriptions and Characteristics

Table 1. Pin Descriptions¹

Number	Name	Ту	ре	Description
1, 2	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
3	V _{DD}	Power		Positive supply pin.
4	VC	Input		Control voltage input.
5	DIV_SEL_Q5	Input	Pulldown	Output divider select pin for Q5 output. When LOW, ÷1. When HIGH, ÷2. LVCMOS/LVTTL interface levels.
6	OE1	Input	Pullup	Output enable pin. When HIGH, Q5 output is enabled. When LOW, forces Q5 to a high impedance state. LVCMOS/LVTTL interface levels.
7, 11, 15, 19	GND	Power		Power supply ground.
8, 10, 12, 14, 16, 18	Q5, Q4, Q3, Q2, Q1, Q0	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels. 20Ω output impedance.
9, 13, 17	V _{DDO}	Power		Output supply pins.
20	OE0	Input	Pullup	Output enable pin. When HIGH, Q0:Q4 outputs are enabled. When LOW, forces Q0:Q4 to a high impedance state. LVCMOS/LVTTL interface levels.

NOTE 1: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance	OE0, OE1			4		pF
			$V_{DD} = V_{DDO} = 3.465V$			3	pF
	<u> </u>		V _{DD} = 3.465V or 2.625V,			4	nE
C _{PD}	Power Dissipation Capacitance		V _{DDO} = 2.625V			4	pF
			V _{DD} = 3.465V or 2.625V,			6	nE
			V _{DDO} = 2V			0	pF
R _{PULLUP}	Input Pullup R	esistor			51		kΩ
R _{PULLDOWN}	Input Pulldowr	n Resistor			51		kΩ
			V _{DDO} = 3.3V			20	Ω
R _{OUT}	Output Impeda	ance	V _{DDO} = 2.5V			25	Ω
			V _{DDO} = 1.8V			38	Ω



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Electrical Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to V _{DD} + 0.5V
Outputs, V _O	-0.5V to V _{DDO} + 0.5V
Package Thermal Impedance, θ_{JA}	60.4°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 3A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 3.3V \pm 5\%$, $2.5V \pm 5\%$ or $1.8V \pm 0.2V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
.,			3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
			1.6	1.8	3.465 3.465	V
I _{DD}	Power Supply Current				50	mA
I _{DDO}	Output Supply Current				20	mA

Table 3B. Power Supply DC Characteristics, V_{DD} = 2.5V ±5%, V_{DDO} = 2.5V ±5% or 1.8V ±0.2V, T_A = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Positive Supply Voltage		2.375	2.5	2.625	V
.,	Outside Outside Notes		2.375	2.5	2.625	V
V _{DDO}	Output Supply Voltage		1.6	1.8	2.5 2.625 2.5 2.625 1.8 2.0 50	V
I _{DD}	Power Supply Current				50	mA
I _{DDO}	Output Supply Current				20	mA

REVISION B 08/06/14 3 VCXO-TO-6 LVCMOS OUTPUTS



Table 3C. LVCMOS/LVTTL DC Characteristics, $T_A = 0\,^{\circ}C$ to $70\,^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
\ <u></u>	Leave High Malte		$V_{DD} = 3.3V \pm 5\%$	2		V _{DD} + 0.3	V
V _{IH}	Input High Volta	ige	$V_{DD} = 2.5V \pm 5\%$	1.7		V _{DD} + 0.3	V
\ <u></u>	, Input Low	OE0, OE1,	$V_{DD} = 3.3V \pm 5\%$	-0.3		0.8	V
V _{IL}	Voltage	DIV_SEL_Q5	$V_{DD} = 2.5V \pm 5\%$	-0.3		0.7	V
vc	VCXO Control \	/oltage		0		V _{DD}	V
	Input	DIV_SEL_Q5	$V_{DD} = 3.3 \text{V or } 2.5 \text{V } \pm 5\%$			150	μΑ
l I _{IH}	High Current	OE0, OE1	$V_{DD} = 3.3 \text{V or } 2.5 \text{V } \pm 5\%$			5	μΑ
	Input	DIV_SEL_Q5	$V_{DD} = 3.3 \text{V or } 2.5 \text{V } \pm 5\%$	-5			μΑ
I I _{IL}	Low Current	Current OE0, OE1	$V_{DD} = 3.3 \text{V or } 2.5 \text{V } \pm 5\%$	-150			μΑ
I _I	Input Current of	VC pin	V _{DD} = 3.465V or 2.625V	-100		100	μΑ
			$V_{DDO} = 3.3V \pm 5\%$	2.6			V
V _{OH}	Output High Vo	ltage ¹	V _{DDO} = 2.5V ±5%	1.8			V
			$V_{DDO} = 1.8V \pm 0.2V$	1.5			V
.,	Outrout Law Val	1	$V_{DDO} = 3.3V \text{ or } 2.5V \pm 5\%$			0.5	V
V _{OL}	Output Low Vol	iage ·	V _{DDO} = 1.8V ±0.2V			0.4	V

NOTE 1: Outputs terminated with 50Ω to $V_{DDO}/2$. See *Parameter Measurement Information* section, "Load Test Circuit" diagrams.



AC Characteristics

Table 4A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency			12	19.44	31.25	MHz
tjit(Ø)	RMS Phase Jitter (Random) ¹		Integration Range: 1kHz – 1MHz		0.35		ps
tol(a)	Output Skew ^{2, 3}	Q0:Q4				30	ps
tsk(o)	Output Skew 7	Q0:Q5	DIV_SEL_Q5 = ÷1			100	ps
t _R / t _F	Output Rise/Fall T	ime	20% to 80%	200		700	ps
odc	Output Duty Cycle			44		56	%

NOTE 1: Refer to the Phase Noise Plot.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crosspoints.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 4B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency			12	19.44	31.25	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random) ¹		Integration Range: 1kHz - 1MHz		0.38		ps
tok(o)	Output Skew ^{2, 3}	Q0:Q4				20	ps
tsk(o)	Output Skew-,	Q0:Q5	DIV_SEL_Q5 = ÷1			90	ps
t _R / t _F	Output Rise/Fall Time		20% to 80%	300		800	ps
odc	Output Duty Cycle			45		55	%

NOTE 1: Refer to the Phase Noise Plot.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crosspoints.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 4C. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency			12	19.44	31.25	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random) ¹		Integration Range: 1kHz - 1MHz		0.27		ps
Anle/a)	Output Skew ^{2, 3}	Q0:Q4				46	ps
tsk(o)	Output Skew-	Q0:Q5	DIV_SEL_Q5 = ÷1			175	ps
t _R / t _F	Output Rise/Fall T	ime	20% to 80%	450		1400	ps
odc	Output Duty Cycle			44		56	%

NOTE 1: Refer to the Phase Noise Plot.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crosspoints.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

REVISION B 08/06/14 5 VCXO-TO-6 LVCMOS OUTPUTS



Table 4D. AC Characteristics, $V_{DD} = V_{DDO} = 2.5 V \pm 5\%$, $T_A = 0 ^{\circ} C$ to $70 ^{\circ} C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency			12	19.44	31.25	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random) ¹		Integration Range: 1kHz - 1MHz		0.28		ps
tal(a)	Output Skew ^{2, 3}	Q0:Q4				25	ps
tsk(o)	Output Skew-,	Q0:Q5	DIV_SEL_Q5 = ÷1			100	ps
t _R / t _F	Output Rise/Fall T	ime	20% to 80%	300		800	ps
odc	Output Duty Cycle			45		55	%

NOTE 1: Refer to the Phase Noise Plot.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crosspoints.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 4E. AC Characteristics, V_{DD} = 2.5V ±5%, V_{DDO} = 1.8V ±0.2V, T_A = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency			12	19.44	31.25	MHz
fjit(Ø)	RMS Phase Jitter (Random) ¹		Integration Range: 1kHz - 1MHz		0.26		ps
/ . \	Output Skew ^{2, 3}	Q0:Q4				40	ps
tsk(o)	Output Skew-	Q0:Q5	DIV_SEL_Q5 = ÷1			175	ps
t _R / t _F	Output Rise/Fall T	ime	20% to 80%	450		1400	ps
odc	Output Duty Cycle)		40		60	%


NOTE 1: Refer to the Phase Noise Plot.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crosspoints.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.




Typical Phase Noise at 19.44MHz @3.3V CORE/3.3V Output







Parameter Measurement Information




3.3V Core/3.3V Output Load Test Circuit




3.3V Core/2.5V Output Load Test Circuit




3.3V Core/1.8V Output Load Test Circuit



2.5V Core/2.5V Output Load Test Circuit




2.5V Core/1.8V Output Load Test Circuit




RMS Phase Jitter




Parameter Measurement Information, Continued





Output Skew

Output Duty Cycle/Pulse Width/Period



Output Rise/Fall Time



Applications Information

VCXO Crystal Selection

Choosing a crystal with the correct characteristics is one of the most critical steps in using a Voltage Controlled Crystal Oscillator (VCXO). The crystal parameters affect the tuning range and accuracy of a

VCXO. Below are the key variables and an example of using the crystal parameters to calculate the tuning range of the VCXO.




Figure 1. VCXO Oscillator Circuit

V_C -Control voltage used to tune frequency

 C_V -Varactor capacitance, varies due to the change in control voltage

 $\frac{\text{C}_{\text{L1}}}{\text{C}_{\text{L2}}}$ -Load tuning capacitance used for fine tuning or centering nominal frequency

 $\frac{C_{S1}}{C_{S2}}$ -Stray Capacitance caused by pads, vias, and other board parasitics

Table 5. Example Crystal Parameters

Symbol	Parameter	Test Conditions	Min	Typical	Max	Units
f _N	Nominal Frequency			19.44		MHz
f _T	Frequency Tolerance				±20	ppm
f _S	Frequency Tolerance ±20 Frequency Stability ±20 Operating Temp Range 0 70 Load Capacitance 12 Shunt Capacitance 4 Pullability Ratio 220 240 Equivalent Series Resistance 20	ppm				
	Operating Temp Range		0		70	°C
C _L	Load Capacitance			12		pF
Co	Shunt Capacitance			4		pF
C _O /C ₁	Pullability Ratio			220	240	
ESR	Equivalent Series Resistance				20	
	Drive Level				1	mW
	Aging @ 25°C			±3 per year		ppm
	Mode of Operation			Fundamental		



Table 6. Varactor Parameters

Symbol	Parameter	Test Condition	Minimum	Typical	Maximum	Unit
C _{V_LOW}	Low Varactor Capacitance	V _C = 0V		15.4		pF
C _{V_HIGH}	High Varactor Capacitance	V _C = 3.3V		29.6		pF

Formulas

$$C_{Low} = \frac{\left(C_{L1} + C_{S1} + C_{V_Low}\right) \cdot \left(C_{L2} + C_{S2} + C_{V_Low}\right)}{\left(C_{L1} + C_{S1} + C_{V_Low}\right) + \left(C_{L2} + C_{S2} + C_{V_Low}\right)}$$

$$C_{High} = \frac{\left(C_{L1} + C_{S1} + C_{V_High}\right) \cdot \left(C_{L2} + C_{S2} + C_{V_High}\right)}{\left(C_{L1} + C_{S1} + C_{V_High}\right) + \left(C_{L2} + C_{S2} + C_{V_High}\right)}$$

- C_{Low} is the effective capacitance due to the low varactor capacitance, load capacitance and stray capacitance. C_{Low} determines the high frequency component on the TPR.
- C_{High} is the effective capacitance due to the high varactor capacitance, load capacitance and stray capacitance. C_{High} determines the low frequency component on the TPR.

Total Pull Range (TPR) =
$$\frac{1}{2 \cdot \frac{C_0}{C_1} \cdot \left(1 + \frac{C_{Low}}{C_0}\right)} - \frac{1}{2 \cdot \frac{C_0}{C_1} \cdot \left(1 + \frac{C_{High}}{C_0}\right)} \cdot 10^6$$

Absolute Pull Range (APR) = Total Pull Range - (Frequency Tolerance + Frequency Stability + Aging)

Example Calculations

Using the tables and figures above, we can now calculate the TPR and APR of the VCXO using the example crystal parameters. For the numerical example below there were some assumptions made. First, the stray capacitance (C_{S1} , C_{S2}), which is all the excess capacitance due to board parasitic, is 4pF. Second, the expected lifetime of the project is 5 years; hence the inaccuracy due to aging is ± 15 ppm.

Third, though many boards will not require load tuning capacitors (C_{L1}, C_{L2}) , it is recommended for long-term consistent performance of the system that two tuning capacitor pads be placed into every design. Typical values for the load tuning capacitors will range from 0 to 4 pF.

$$C_{Low} = \frac{\left(0 + 4pf + 15.4pf\right) \cdot \left(0 + 4pf + 15.4pf\right)}{\left(0 + 4pf + 15.4pf\right) + \left(0 + 4pf + 15.4pf\right)} = 9.7 pf$$

$$C_{High} = \frac{\left(0 + 4pf + 29.6pf\right) \cdot \left(0 + 4pf + 29.6pf\right)}{\left(0 + 4pf + 29.6pf\right) + \left(0 + 4pf + 29.6pf\right)} = 16.8pf$$

$$TPR = \left(\frac{1}{2 \cdot 220 \cdot \left(1 + \frac{9.7 pF}{4 pF}\right)} - \frac{1}{2 \cdot 220 \cdot \left(1 + \frac{16.8 pF}{4 pF}\right)}\right) \cdot 10^6 \cdot = 226.5 \, ppm$$

 $TPR = \pm 113.25ppm$

$$APR = 113.25ppm - (20ppm + 20ppm + 15ppm) = \pm 58.25ppm$$

The example above will ensure a total pull range of ± 113.25 ppm with an APR of ± 58.25 ppm. Many times, board designers may select their own crystal based on their application. If the application requires a tighter APR, a crystal with better pullability (C0/C1 ratio) can be used.

Also, with the equations above, one can vary the frequency tolerance, temperature stability, and aging or shunt capacitance to achieve the required pullability.



Recommendations for Unused Input Pins

Inputs:

Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used. The VC pin can not be floated.

Outputs:

LVCMOS Outputs

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

Schematic Example

Figure 2 shows an example of ICS81006 application schematic. The decoupling capacitors should be located as close as possible to the power pin. For the LVCMOS 20Ω output drivers, series termination

example is shown in the schematic. Additional termination approaches are shown in the LVCMOS Termination Application Note.




Figure 2. ICS81006 Schematic Example



VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



Reliability Information

Table 7. θ_{JA} vs. Air Flow Table for a 20-Lead VFQFN

θ_{JA} vs. Air Flow					
Meters per Second	0	1	3		
Multi-Layer PCB, JEDEC Standard Test Boards	60.4°C/W	52.8°C/W	46.0°C/W		

Transistor Count

The transistor count for the IS81006 is: 983



Package Outline and Package Dimensions

Package Outline - K Suffix for 20-Lead VFQFN




Table 8. Package Dimensions for 20-Lead VFQFN

JEDEC Variation: All Dimensions in Millimeters				
Symbol	Minimum	Nom	Maximum	
b	0.20	0.25	0.30	
D	3.90	4.00	4.10	
E	3.90	4.00	4.10	
D2	1.95	2.10	2.25	
E2	1.95	2.10	2.25	
L	0.45	0.55	0.65	
е	0.50 BSC			
N	20			
Α	0.80	0.90	1.00	
A 1	0.00	0.02	0.05	
А3		0.2 REF		

Reference Document: JEDEC Publication 95, MO-220

NOTE:

The drawing and dimension data originate from IDT package outline drawing PSC-4170, rev03.

- 1. Dimensions and tolerances conform to ASME Y14.5M-1994
- 2. All dimensions are in millimeters. All angles are in degrees.
- 3. N is the total number of terminals.
- 4. All specifications comply with JEDEC MO-220.



Ordering Information

Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
81006AKLF	1006AL	"Lead-Free" 20-Lead VFQFN	Tube	0°C to 70°C
81006AKLFT	1006AL	"Lead-Free" 20-Lead VFQFN	Tape & Reel	0°C to 70°C



Revision History Sheet

Rev	Table	Page	Description of Change		
		1	General Description and Features section changed output frequency max. from 40MHz to 31.25MHz.	40/0/00	
В	T4A - T4D	4-5	AC Tables - changed output frequency from 40MHz max. to 31.25MHz max.	10/8/08	
	Т9	15	Ordering Information Table - added lead-free marking		
			Updated datasheet to current format.		
В		15	Updated Package Outline	7/23/14	
	Т8	15	Updated Package Dimensions to reflect tighter tolerances.	1/23/14	
	Т9	1, 16	Removed leaded ordering option.		

REVISION B 08/06/14 17 VCXO-TO-6 LVCMOS OUTPUTS



Corporate Headquarters

6024 Silver Creek Valley Road San Jose, CA 95138 USA Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com

Tech Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2014 Integrated Device Technology, Inc.. All rights reserved.