



SC420A

POWER MANAGEMENT

Absolute Maximum Ratings

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.

Parameter	Symbol	Conditions	Min	Max	Units
VIN2 Supply Voltage	VIN2			30	V
BST to PGND				40	V
BST to DRN				VIN + 2	V
DRN to PGND		$t_{PULSE} < 100ns$	- 5	34	V
		static	- 2	30	
TG			DRN - 0.3	BST + 0.3	V
BG			- 0.3	VIN + 0.3	V
VPN to PGND	VPN			30	V
VIN to PGND	VIN			7	V
EN, CO, CDELAY			- 0.3	VIN + 0.3	V
Continuous Power Dissipation	P_D	$T_{amb} = 25\text{ }^{\circ}\text{C}, T_J = 125\text{ }^{\circ}\text{C}$		0.66	W
		$T_{case} = 25\text{ }^{\circ}\text{C}, T_J = 125\text{ }^{\circ}\text{C}$		2.56	
Thermal Resistance Junction to Case	θ_{JC}			3	$^{\circ}\text{C/W}$
Thermal Resistance Junction to Ambient ⁽¹⁾	θ_{JA}			48	$^{\circ}\text{C/W}$
Operating Junction Temperature Range	T_J		- 40	125	$^{\circ}\text{C}$
Storage Temperature Range	T_{STG}		- 65	150	$^{\circ}\text{C}$
Peak IR Reflow (10 - 40 sec)	$T_{IRreflow}$			260	$^{\circ}\text{C}$

Note:

(1) Performance when used according to manufacturing guidelines, refer to Applications Information section for more information

Electrical Characteristics

Unless specified: $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_{IN} = 5\text{V}$; $0\text{V} \leq V_{DRN} \leq 25\text{V}$

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Power Supply						
Supply Voltage	VIN		4.75	5	6	V
	VIN2				27	V
Quiescent Current, Operating (static)	$I_{Q_{op}}$	CO = 0V, EN > 2.2V		2.3		mA
Quiescent Current, Shutdown	$I_{Q_{sd}}$	CO = 0V, EN = 0V		0.2	20	μA

POWER MANAGEMENT

Electrical Characteristics (Cont.)

Unless specified: $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_{\text{IN}} = 5\text{V}$; $0\text{V} \leq V_{\text{DRN}} \leq 25\text{V}$

Parameter	Symbol	Conditions	Min	Typ	Max	Units	
Under Voltage Lockout							
Start Threshold (ramping up)	V _{IN}		4.1	4.3	4.55	V	
Hysteresis	V _{hys}		100	200	350	mV	
Under-Voltage Lockout Time Delay							
VIN ramping up ⁽²⁾	tpdh _{UVLO}			2		μs	
VIN ramping down ⁽²⁾	tpd _{LUVLO}			2		μs	
EN							
High Level Input Voltage	V _{IH}		2.0			V	
Low Level Input Voltage	V _{IL}				0.8	V	
CO							
High Level Input Voltage			2.0			V	
Low Level Input Voltage					0.8	V	
Thermal Shutdown							
Over Temperature Trip Point ⁽²⁾	T _{OTP}			165		°C	
Hysteresis ⁽²⁾	T _{HYST}			10		°C	
High Side Driver (TG)							
Peak Output Current ⁽³⁾	I _{PKH}			1.5	1.7	1.9	A
Output Resistance ⁽³⁾	R _{SRC_TG}	I = 100mA	V _{BST} -V _{DRN} = 5V	1.8	2.2	2.6	Ω
	R _{SINK_TG}		V _{BST} -V _{DRN} = 5V	0.6	0.8	1.0	
Rise Time ⁽³⁾	tr _{TG}	CL = 3nF,V _{BST} - V _{DRN} = 5V		12	16	20	ns
Fall Time ⁽³⁾	tf _{TG}			10	14	18	ns

POWER MANAGEMENT

Electrical Characteristics (Cont.)

Unless specified: $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$; $V_{IN} = 5\text{V}$; $0\text{V} \leq V_{DRN} \leq 25\text{V}$

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Propagation Delay, TG Going High ⁽³⁾	tpdhTG	CTG = 3nF, BG = 0V	30	36	42	ns
Propagation Delay, TG Going Low ⁽³⁾	tpdlTG	CTG = 3nF, DRN = 0V	20	28	36	ns
Low-Side Driver (BG)						
Peak Output Current ⁽³⁾	I_{PKL}		1.8	2.0	2.2	A
Output Resistance ⁽³⁾	R_{SRC_BG}	$I = 100\text{mA}$	1.8	2.2	2.6	Ω
	R_{SINK_BG}		0.55	0.7	0.95	
Rise Time ⁽³⁾	t_{r_BG}	$C_{BG} = 3\text{nF}$	5	10	15	ns
Fall Time ⁽³⁾	t_{f_BG}	$C_{BG} = 3\text{nF}$	2	5	8	ns
Propagation Delay, BG Going High ⁽³⁾	tpdh _{BG}	$C_{BG} = 3\text{nF}$, DRN = 0V	21	28	35	ns
Propagation Delay, BG Going Low ⁽³⁾	tpdl _{BG}	$C_{BG} = 3\text{nF}$	20	25	30	ns
Shoot-thru Protection (CDELAY)						
Shoot-thru Protection Delay Time ⁽²⁾	tspd	C_{CDELAY} open	15	20	30	ns
Programmed Delay				1		ns/pF
CDELAY charge current	I_{CDELAY}		350	500	650	μA
Virtual Phase Node (VPN)						
Output Resistance	R_{SRC_VPN}			65		Ω
	R_{SINK_VPN}			90		
Leakage	I_{LEAK_VPN}	$V_{IN2} = 27\text{V}$			600	nA


Notes:

(2) Guaranteed by design

(3) Temperature = 25°C

POWER MANAGEMENT

Pin Configuration



Ordering Information

Device ⁽¹⁾	Package	Temp Range (T _J)
SC420AIMLTRT ⁽³⁾	MLP-12	-40° to 125°C

Note:

(1) Only available in tape and reel packaging. A reel contains 3000 devices.

(2) This device is ESD sensitive. Use of standard ESD handling precautions is required.


(3) Lead Free package compliant with J-STD-020B. Qualified to support maximum IR reflow temperature of 260°C for 30 seconds.

Pin Descriptions


Pin #	Pin Name	Pin Function
1	TG	Output gate drive for the switching (high-side) MOSFET.
2	BST	Bootstrap pin. A capacitor is connected between BST and DRN pins to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1μF and 1μF (ceramic).
3	CO	Logic level PWM input signal to the SC420 supplied by external controller.
4	VIN2	Input power (VBAT) to the DC/DC converter. Used as supply reference for internal Combi-Sense™ circuitry. Connect as close as possible to Drain of TOP switching MOSFET.
5	EN	Active high logic level input signal. A logic High enables TG and BG switching. A low level disables outputs and reduces quiescent current to I _{QSD} .
6	VPN	Virtual Phase Node. Connect an RC between this pin and the output sense point to Enable Combi-Sense™ operation.
7	CDELAY	The capacitance connected between this pin and GND sets the additional propagation delay for BG going low to TG going high. Total propagation delay = 20ns + 1ns/pF. If no capacitor is connected, the propagation delay = 20ns.
8	VIN	Input supply for the bottom drive and the Logic. A 1μF-10μF Ceramic Capacitor must be connected from this pin to PGND, placed less than 0.5" from SC420.
9	BG	Output drive for the synchronous (bottom) MOSFET.
10	PGND	Ground. Keep this pin close to the synchronous MOSFETs source.
11	N.C.	No Connect
12	DRN	This pin connects to the junction of the switching and synchronous MOSFETs. This pin can be subjected to a -2V minimum relative to PGND without affecting operation.


POWER MANAGEMENT

Block Diagram



Timing Diagram





POWER MANAGEMENT

Applications Information

Combi-Sense (Lossless current sense)

Combi-Sense is a method to sense the output current on a combination of power devices. There is no sense resistor and the current is sensed on: Top MOSFET, bottom MOSFET and output inductor.

An internal phase node VPN sends a signal which is integrated by the Combi-Sense network. This network consists of a resistor and capacitor in series, connected between VPN and the DRN pins. The resulting signal is large, clean and not duty cycle sensitive. It can be used directly for close loop current mode control and current limit.

Fast Switching Drives

As the switching frequency of PWM controllers is increased to reduce power supply volume and cost, fast rise and fall times are necessary to minimize switching losses (TOP MOSFET) and reduce dead-time (BOTTOM MOSFET) losses. While low R_{ds_On} MOSFET's present a power saving, the MOSFET's die area is larger and the effective input capacitance of the MOSFET is increased. Often a 50% decrease in R_{ds_On} doubles the effective input gate charge, which must be supplied by the driver. The R_{ds_On} power savings can be offset by the switching and dead-time losses with a suboptimum driver. While discrete solution can achieve reasonable drive capability, implementing shoot-through, programmable delay and other housekeeping functions necessary for safe operation can become cumbersome and costly. The SC420A presents a total solution for the high-speed, high power density applications. Wide input supply range of 4.5V-25V allows use in battery powered applications, new high voltage, distributed power supplies.

Shoot Through Protection

The control input (CO) to the SC420A is typically supplied by a PWM controller that regulates the power supply output. The timing diagram demonstrates the sequence of events by which the top and bottom drive signals are applied. The shoot-through protection is implemented by holding the bottom FET off until the voltage at the phase node (intersection of top FET source, the output inductor and the bottom FET drain) has dropped below 1V. This assures that the top FET has turned off and that a direct current path does not exist between the

input supply and ground, a shoot-through condition during which both the top and bottom FET's could be on momentarily. The top FET is also prevented from turning on until the bottom FET is off. The top FET turn-on delay is internally set to 30ns (typical) and may be programmably extended by an external capacitor on the Cdelay pin, the delay is increased by 1ns/pf.

The EN (enable) pin may be used to turn both TG and BG drives off. This lowers power consumption by reducing the quiescent current draw of the SC420A to IQsd.

CO Undriven

If the CO pin is undriven it will be pulled to GND by an internal pull down resistor. This will switch the BG pin high and the TG pin low.

Over Temperature Shutdown

The SC420A will shutdown by pulling both driver's low if its junction temperature, T_j , exceeds 165°C. The drivers will resume operation when T_j declines below 155°C.

Supply Voltage

The SC420A can operate from 4.75V to 6V. The V_{IN} pin bypass capacitor must also be less than 0.5in away from the SC420A. The ground node of this capacitor, the SC420A PGND pin and the Source of the bottom FET must be very close to each other, preferably with common PCB copper land with multiple vias to the ground plane (if used). The parallel Schottky (if used) must be physically next to the Bottom FET's drain and source pins. Any trace or lead inductance in these connections will drive current away from the Schottky and allow it to flow through the FET's Body diode, thus reducing efficiency.

Preventing Inadvertent Bottom Gate Turn-on

At high V_{IN2} input voltages, (12V and greater) a fast turn-on of the top FET creates a positive going spike on the Bottom FET's gate through the Miller capacitance, Cr_{ss} of the bottom FET. The voltage appearing on the gate due to this spike is:

$$V_{SPIKE} = \frac{V_{in} * Cr_{ss}}{(Cr_{ss} + C_{iss})}$$

POWER MANAGEMENT

Applications Information (Cont.)

Where Ciss is the input gate capacitance of the bottom FET. This is assuming that the impedance of the drive path is too high compared to the instantaneous impedance of the capacitors, since dV/dt and thus the effective frequency is very high. If the BG pin of the SC420A is very close to the bottom FET, Vspike will be reduced depending on trace inductance, rate of rise of current, etc.

A capacitor may be added from the gate of the Bottom FET to its source, preferably less than 0.5in away. This capacitor will be added to Ciss in the above equation to reduce the effective spike voltage.

The bottom MOSFET must be selected with attention paid to the Crss/Ciss ratio. A low ratio reduces the Miller feedback and thus reduces Vspike. Also MOSFETs with higher Turn-on threshold voltages will conduct at a higher voltage and will not turn on during the spike. A zero ohm bottom FET gate resistor will obviously help keeping the gate voltage low during off time.

Ultimately, slowing down the top FET by adding boost resistance will reduce di/dt which will in turn make the effective impedance of the capacitors higher, thus allowing the BG driver to hold the bottom gate voltage low. It does this at the expense of increased switching times (and switching losses) for the top FET.

The top MOSFET source must be close to the bottom MOSFET drain to prevent ringing and the possibility of the phase node going negative. This frequency is determined by:

$$F_{ring} = \frac{1}{(2\pi * Sqrt(L_{ST} * C_{oss}))} = \frac{1}{2\pi \sqrt{L_{ST} * C_{oss}}}$$

-Where:

L_{ST} = The effective stray inductance of the top FET added to trace inductance of the connection between top FET's source and the bottom FET's ground connection.

C_{oss} = Drain to Source capacitance of the bottom FET. If there is a Schottky used, the capacitance of the Schottky is added to this value

Although this ringing does not pose any power losses due to a fairly high Q, it could cause the phase node to go too

far negative, thus causing improper operation, double pulsing or at worst driver damage. On the SC420A, the drain node, DRN, can go as far as 2V below ground without affecting operation or sustaining damage.

The ringing is also an EMI nuisance due to its high resonant frequency. Adding a capacitor, typically 1000-2000pf, in parallel with Coss of the bottom FET will often eliminate the EMI issue.

Prevent Driver Overvoltage

The negative voltage spikes on the phase node adds to the bootstrap capacitor voltage, thus increasing the voltage between VBST - VDRN. *This is of special importance if higher boost voltages are used.* If the phase node negative spikes are too large, the voltage on the boost capacitor could exceed device's absolute maximum rating of 7V. To eliminate the effect of the ringing on the boost capacitor voltage, place a 1 - 10 Ohm resistor between boost Schottky diode and V_{IN} to filter the negative spikes on DRN Pin. Initially populate it by 0 ohm. Alternately, a Silicon diode, such as the commonly available 1N4148 can substitute for the Schottky diode and eliminate the need for the series resistor.

Proper layout will guarantee minimum ringing and eliminate the need for external components. Use of surface mount MOSFETs, while increasing thermal resistance, will reduce lead inductance as well as radiated EMI.

POWER MANAGEMENT

Applications Information (Cont.)

Start-up Sequencing


Proper sequencing of the Combi-Sense™ controller and SC420A driver during both start-up and shut-down is very important. In general, the design must ensure that the driver powers up (during start-up) before the controller does, and that the driver powers down last during shut-down. This ensures that the driver will never issue gate drive pulses that are not well-controlled.

In general it is recommended that the Vcc's for the Combi-Sense Controller and SC420A be connected to the same (5V) supply. If the EN controls are not used (tied high) then the UVLO settings for the controller and driver will guarantee the proper sequencing (the SC420A maximum UVLO value is guaranteed to be lower than the Combi-Sense™ Controller minimum UVLO value).

For absolute guarantee of proper sequencing it is recommended that the EN controls be used as shown in the following block diagram. With this arrangement the delayed PWRGD signal from the VccVID regulator is used to enable both ICs. The Soft-Start time established for the controller ensures it will come up well after the SC420A. During power-down de-assertion of VID_PWRGD will ensure simultaneous disabling of the Combi-Sense™ Controller and SC420A.

Manufacturing Guidelines

Detailed information on manufacturing and rework of PCBs using the MLP package can be found in the MLP application note "Comprehensive User's Guide - Micro Lead Frame Package". Please contact your local Semtech representative to obtain a copy of this application note.



POWER MANAGEMENT**Applications Information (Cont.)****COMPONENT SELECTION FOR SC420A APPLICATION:****High Side MOSFET (LSFET)**

The SC420A is usually used for low duty cycle (~ 10%) applications. So the $R_{ds(ON)}$ of the high side MOSFET is not a parameter of significant importance. A 10 – 25 m Ω R_{ds} for the HSFET is acceptable depending on the load current. Minimum Q_g for the HSFET is important for component selection. Typical range is 10 – 25 nC.

Low Side MOSFET (LSFET)

R_{ds} is the critical selection parameter for LSFET. It should be as low as possible for reduction of conduction losses and hence increase efficiency. Typical range is 1 – 3 m Ω . R_g is another important parameter for LSFET. It should be as low as possible as this will give better efficiency. Typical range 0.1 – 2 Ω . Ratio of Q_{gd}/Q_{gs} is third parameter of consideration.

As the duty cycle for the application increases, requirements for the two FETs become more similar; however, switching charge will always be more important to the HSFET since it switches into the full voltage, and the LSFET always switching into the near zero voltage.

Boost Capacitor (Cbst)

Boost capacitor is important for SC420A application as shown in the above figure. It is a good design rule to have boost capacitance at least 100 X the C_{gs} for the HSFET.

Boost Resistor (Rbst)

Boost resistance is important and depends on the layout. We recommend always designing with the resistor as shown in the above circuit to help minimize EMI when the HSFET turns on. The value required is layout dependant.

Bottom Gate Resistor (Rbg)

BG resistance is normally not required, but may be needed for damping for long BG trace runs. We recommend one R_{bg} for each LSFET only when the maximum length of the BG trace is > 1 inch. Populate with 0 Ω initially.

Top Gate Resistor (Rtg)

TG resistance is not generally required, as R_{bst} can take care of the rising edge. We recommend one R_{tg} for each HSFET only when the maximum length of the TG trace > 2 inches. Populate with 0 Ω initially.

Boost Diode (Dbst)

Boost Diode as shown in the above figure is required and should have a very low forward voltage drop. This increases the amount of charge on C_{bst} capacitor.

Delay Capacitor (Cdly)

Delay capacitor is not added in a typical application. This option is useful to control the delay between the BG falling and TG rising edges. C_{dly} is used for very high capacitance LSFETs to ensure BG is below V_{th} of the FET before TG turns on.

Decoupling capacitors (C1,C3)

These are de-coupling capacitors present in the circuit. Place as close to SC420A as possible. Typical rating is 1 μ F/10V for C1 and 0.1 μ F /25V for C3.

POWER MANAGEMENT

Applications Information (Cont.)

Critical Component Recommendations for SC420A application

Component	Manufacturer	Series or Part Number
High Side MOSFET, HSFET	International Rectifier Fairchild Semiconductor Siliconix Infenion Technologies	Depends on Application
Low Side MOSFET, LSFET	International Rectifier Fairchild Semiconductor Siliconix Infenion Technologies	Depends on Application
Boost Capacitor, Cbst	Various	X5R or better
Boost Diode, Dbst	Various	Schottky, 200mA or greater
Delay Capacitor, Cdly	Various	NPO Ceramic
Decoupling Capacitors, C1,C3	Various	X5R or better

Critical Supplier Contacts

Company	Contact
International Rectifier	Web: http://www.irf.com/product-info/ Phone: (310) 726-8000
Panasonic	Web: http://www.panasonic.com/pic/ecg/ Phone: (201) 348-7522
IRC	Web: http://www.irctt.com Phone: (888) 472-4376
Kernet	Web: http://www.kernet.com/ Phone: (864) 963-6300
Sanyo	Web: http://www.sanyovideo.com/ Phone: (619) 661-6835
TDK	Web: http://www.component.tdk.com/components/components.html Phone: (847) 390-4373
Vishay/Dale	Web: http://www.vishay.com/brands/dale Phone: (402) 564-3131
Vishay/Siliconix	Web: http://www.vishay.com/brands/siliconix Phone: (800) 554-5565

POWER MANAGEMENT

Applications Information (Cont.)




Fig 3: Typical Layout schematic for SC420A
Layout Guidelines

As shown in the above layout the traces used for interconnections are not identical to each. The layout using the above traces has significant advantages.

The traces used to interconnect C1, Dbst, Cbst, Rbst, Vcc, GND, and Vbat are wider and heavy. This is done to reduce the resistance and inductance of the current path. As a result the voltage drop of the traces is significantly reduced. This arrangement charges the Cbst capacitor faster. Because of this, the FET gate capacitances are also charged and discharged faster, improving the efficiency of the system. Ceramic X7R capacitors are a good choice for supply bypassing near the chip.

Wider traces are also used for TG and BG connects. This is essential to decrease the delay of signal through the trace and allow rapid charge and discharge of the FET capacitance. Inductance is usually the dominant impedance in the time range of interest (~10ns). As a

result, run the TG and BG connections with a minimum aspect ratio (length to width) of 20:1. This results in a 50 mil trace for a one inch connection. In addition, minimize the loop area of the gate drive loop. This is easy with BG, since the return path for the current is GND. In the case of TG, the return path for driver current is DRN, so run these traces together, as closely as possible.

Vias represent significant inductance and are to be avoided wherever possible. BG is especially important because when the HSFET switches off, the high dV/dt of the DRN node will force current into the LSFET gate via Cgd. A large inductance in the BG trace will prevent the driver from holding BG down at this time.

The signal level traces are not critical because the current levels are much smaller.

We can also see vias (circular dots) present in the layout. The vias are important for interconnection between different layers of the PCB. Also they are important in heat transfer and aid in running the system cooler.

POWER MANAGEMENT

Applications Information (Cont.)


Timing Waveforms measured in a system

The following waveforms were noted using a 3-phase SC2647 Combi-Sense™ PWM controller system. Typical operating conditions for this system are


Input Voltage, V_{in} = 10 – 25V

Output Current, I_{out} = 0 – 52A


Output Voltage, V_{out} = 0.8 – 1.85V




Timing Diagram, V_{in} = 10V, I_{out} = 0, V_{out} = 1.45V



Timing Diagram, V_{in} = 10V, I_{out} = 10A, V_{out} = 1.45V




Timing Diagram, V_{in} = 10V, I_{out} = 20A, V_{out} = 1.45V



Timing Diagram, V_{in} = 10V, I_{out} = 30A, V_{out} = 1.45V

Component	Manufacturer	Series or Part Number
High Side MOSFET (each phase)	International Rectifier	2 IRF7811AV's, total gate capacitance = 3.602 nF
Low Side MOSFET (each phase)	Fairchild Semiconductor	2 FDS7066's, total gate capacitance = 9.946 nF
Output inductor (each phase)	Panasonic	Series 2334Q, L= 700nH, RL~ 1mohm
Controller	Semtech	SC2647


List of components used for above application



DIMENSIONS					
DIM ^N	INCHES		MM		NOTE
	MIN	MAX	MIN	MAX	
A	.032	.039	0.80	1.00	—
A1	0	.002	0	0.05	—
A3	—	.008	—	0.20	REF
b	.011	.016	0.28	0.40	—
C	.079	.088	2.00	2.25	—
E	.157		4.00		NOM
e	.031	BSC	0.80	BSC	—
L	.018	.025	0.45	0.65	—

POWER MANAGEMENT

PCB FOOTPRINT - MLP-12



SC420A Footprint

Note:

This land pattern is for reference purposes only. Consult your manufacturing group to ensure you meet your company's manufacturability guidelines.

Contact Information

Semtech Corporation
Power Management Products Division
200 Flynn Road, Camarillo, CA 93012
Phone: (805)498-2111 FAX (805)498-3804