

CMOS Logic MN4000B Series
6932852 PANASONIC INDL ELECTRONIC
MN4020B / MN4020BS

MN4020B / MN4020BS
66C 04964 D T-45-23-17

14-Stage Binary Counters

Description

The MN4020B/S are binary counters in which an input-shaping circuit and 14-Stage flip-flops are built in.
Count is performed on the negative going edge of clock input.
The MN4020B/S are equivalent to MOTOROLA MC14020B and RCA CD4020B.

Truth Table

CP	MR	Mode
	L	No Change
	L	Counter Advance
X	H	O ₀ ~O ₁₃ =All "L"

Note) X : don't care


Pin Explanation

$\overline{CP}$: Negative clock input

MR : Reset input

O₀, O₃~O₁₃ : Parallel output

P- 3




16-Pin • Plastic DIL Package

P- 4




16-Pin • Panaflat Package (SO-16D)

Pin Configuration



Logic Diagram



CMOS Logic MN4000B Series

MN4020B/MN4020BS

6932852 PANASONIC INDL, ELECTRONIC

66C 04965

D

T-45-23-17

■ Maximum Ratings ($T_a=25^\circ\text{C}$)

Item	Symbol	Ratings	Unit
Supply Voltage	V_{DD}	$-0.5 \sim +18$	V
Input Voltage	V_I	$-0.5 \sim V_{DD} + 0.5^*$	V
Output Voltage	V_O	$-0.5 \sim V_{DD} + 0.5^*$	V
Peak Input · Output Current	$\pm I_I$	max. 10	mA
Power Dissipation (per package)	$T_a = -40 \sim +60^\circ\text{C}$	max. 400 Decrease up to 200mW rating at $8\text{mW}/^\circ\text{C}$	mW
	$T_a = +60 \sim +85^\circ\text{C}$		
Power Dissipation (per output terminal)	P_D	max. 100	mW
Operating Ambient Temperature	T_{opr}	$-40 \sim +85$	$^\circ\text{C}$
Storage Temperature	T_{stg}	$-65 \sim +150$	$^\circ\text{C}$


* $V_{DD} + 0.5\text{V}$ should be under 18V■ DC Characteristics ($V_{SS}=0\text{V}$)

Item	V_{DD} (V)	Sym- bol	Conditions	$T_a = -40^\circ\text{C}$		$T_a = 25^\circ\text{C}$		$T_a = 85^\circ\text{C}$		Unit
				min.	max.	min.	max.	min.	max.	
Quiescent Power Supply Current	5	I_{DD}	$V_I = V_{SS}$ or V_{DD}	—	20	—	20	—	150	μA
	10			—	40	—	40	—	300	
	15			—	80	—	80	—	600	
Output Voltage Low Level	5	V_{OL}	$V_I = V_{SS}$ or V_{DD} $ I_O < 1\mu\text{A}$	—	0.05	—	0.05	—	0.05	V
	10			—	0.05	—	0.05	—	0.05	
	15			—	0.05	—	0.05	—	0.05	
Output Voltage High Level	5	V_{OH}	$V_I = V_{SS}$ or V_{DD} $ I_O < 1\mu\text{A}$	4.95	—	4.95	—	4.95	—	V
	10			9.95	—	9.95	—	9.95	—	
	15			14.95	—	14.95	—	14.95	—	
Input Voltage Low Level	5	V_{IL}	$ I_O < 1\mu\text{A}$ $V_O = 0.5\text{V}$ or 4.5V $V_O = 1\text{V}$ or 9V $V_O = 1.5\text{V}$ or 13.5V	—	1.5	—	1.5	—	1.5	V
	10			—	3	—	3	—	3	
	15			—	4	—	4	—	4	
Input Voltage High Level	5	V_{IH}	$ I_O < 1\mu\text{A}$ $V_O = 0.5\text{V}$ or 4.5V $V_O = 1\text{V}$ or 9V $V_O = 1.5\text{V}$ or 13.5V	3.5	—	3.5	—	3.5	—	V
	10			7	—	7	—	7	—	
	15			11	—	11	—	11	—	
Output Current Low Level	5	I_{OL}	$V_O = 0.4\text{V}$, $V_I = 0$ or 5V $V_O = 0.5\text{V}$, $V_I = 0$ or 10V $V_O = 1.5\text{V}$, $V_I = 0$ or 15V	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_O = 4.6\text{V}$, $V_I = 0$ or 5V $V_O = 9.5\text{V}$, $V_I = 0$ or 10V $V_O = 13.5\text{V}$, $V_I = 0$ or 15V	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_O = 2.5\text{V}$, $V_I = 0$ or 5V	1.7	—	1.4	—	1.1	—	mA
Input Leakage Current	15	$\pm I_I$	$V_I = 0$ or 15V	—	0.3	—	0.3	—	1	μA


■ Switching Characteristics ($T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{V}$, $C_L = 50\text{pF}$)

Item	V_{DD} (V)	Symbol	min.	typ.	max.	Unit
Output Rise Time	5	t_{TLH}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Output Fall Time	5	t_{THL}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time $\overline{CP} \rightarrow O_0$ (H $\rightarrow$ L)	5	t_{PHL}	—	105	315	ns
	10		—	45	135	
	15		—	30	90	
Propagation Delay Time $\overline{CP} \rightarrow O_0$ (L $\rightarrow$ H)	5	t_{PLH}	—	105	315	ns
	10		—	50	150	
	15		—	35	105	
Propagation Delay Time $O_n \rightarrow O_{n-1}$ (H $\rightarrow$ L)	5	t_{PHL}	—	80	270	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time $O_n \rightarrow O_{n-1}$ (L $\rightarrow$ H)	5	t_{PLH}	—	70	210	ns
	10		—	25	75	
	15		—	20	60	
Propagation Delay Time MR $\rightarrow$ O _n (H $\rightarrow$ L)	5	t_{PHL}	—	180	540	ns
	10		—	90	270	
	15		—	70	210	
Minimum Clock Pulse Width	5	t_{WCPH}	—	25	75	ns
	10		—	15	45	
	15		—	10	30	
Minimum MR Pulse Width	5	t_{WMRH}	—	65	195	ns
	10		—	50	150	
	15		—	45	135	
Reset Recovery Time	5	t_{RMR}	—	60	180	ns
	10		—	35	105	
	15		—	25	75	
Maximum Clock Frequency	5	$f_{\max}$	5	10	—	MHz
	10		13	25	—	
	15		18	35	—	
Input Capacitance		C_i	—	—	7.5	pF

1. Switching Time Test Circuit



2. Waveforms

Waveforms showing propagation delays for MR to O_n and CP to O_0 , minimum MR and CP pulse widths

■ Timing Diagram

