

March 2000 Revised January 2005

# FST162861 20-Bit Bus Switch with 25 $\Omega$ Series Resistors in Outputs

### **General Description**

The Fairchild Switch FST162861 provides 20-bits of highspeed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 10-bit or 20-bit bus switch. When  $\overline{OE}_1$  is LOW, the switch is ON and Port 1A is connected to Port 1B. When  $\overline{OE}_2$  is LOW, Port 2A is connected to Port 2B. When  $\overline{OE}_X$  is HIGH, a high impedance state exists between the A and B ports. The FST162861 has an equivalent  $25\Omega$  series resistors to reduce signal-reflection noise, eliminating the need for external terminating resistors

### **Features**

- $\blacksquare$  25 $\Omega$  switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I<sub>CC</sub>.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.


### **Ordering Code:**


| Order Number                 | Package<br>Number | Package Description   |
|------------------------------|-------------------|---|
| FST162861MTD<br>(Note 1)     | MTD48             | 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide         |
| FST162861MTDX_NL<br>(Note 2) | MTD48             | Pb-Free 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide |

Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Note 2: "\_NL" indicates Pb-Free product (per JEDEC J-STD-020B). Device is available in Tape and Reel only.

# Logic Diagram





### **Truth Table**

| Inp             | uts             | Inputs/Outputs |         |  |  |  |
|-----------------|-----------------|----------------|---------|--|--|--|
| OE <sub>1</sub> | OE <sub>2</sub> | 1A, 1B         | 2A, 2B  |  |  |  |
| L               | L               | 1A = 1B        | 2A = 2B |  |  |  |
| L               | Н               | 1A = 1B        | Z       |  |  |  |
| Н               | L               | Z              | 2A = 2B |  |  |  |
| Н               | Н               | Z              | Z       |  |  |  |

### **Connection Diagram**



# Pin Descriptions

| Pin Name                              | Description        |  |  |  |  |
|---------------------------------------|--------------------|--|--|--|--|
| $\overline{OE}_1$ , $\overline{OE}_2$ | Bus Switch Enables |  |  |  |  |
| 1A, 2A                                | Bus A              |  |  |  |  |
| 1B, 2B                                | Bus B              |  |  |  |  |

### **Absolute Maximum Ratings**(Note 3)

# Recommended Operating Conditions (Note 6)

 $\begin{array}{ll} \mbox{Power Supply Operating (V$_{CC}$)} & 4.0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Input Voltage (V$_{IN}$)} & 0 \mbox{V to } 5.5 \mbox{V} \\ \mbox{Output Voltage (V$_{OUT}$)} & 0 \mbox{V to } 5.5 \mbox{V} \\ \end{array}$ 

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

Switch Control Input 0nS/V to 5nS/V Switch I/O 0nS/V to DC Free Air Operating Temperature ( $T_A$ ) -40 °C to +85 °C

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4:  $V_S$  is the voltage observed/applied at either the A or B Port across the switch.

**Note 5:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 6: Unused control inputs must be held HIGH or LOW. They may not float

### **DC Electrical Characteristics**

| Symbol           | Parameter                             | V <sub>CC</sub> (V) | T <sub>A</sub> = | -40 °C to +     | 85 °C | Units | Conditions                              |
|------------------|---------------------------------------|---------------------|------------------|-----------------|-------|-------|---|
|                  |                                       |                     | Min              | Typ<br>(Note 7) | Max   |       |   |
| V <sub>IK</sub>  | Clamp Diode Voltage                   | 4.5                 |                  |                 | -1.2  | V     | I <sub>IN</sub> = -18mA                 |
| V <sub>IH</sub>  | HIGH Level Input Voltage              | 4.0-5.5             | 2.0              |                 |       | V     |   |
| V <sub>IL</sub>  | LOW Level Input Voltage               | 4.0-5.5             |                  |                 | 0.8   | V     |   |
| I <sub>I</sub>   | Input Leakage Current                 | 5.5                 |                  |                 | ±1.0  | μΑ    | $0 \leq V_{IN} \leq 5.5V$               |
|                  |                                       | 0                   |                  |                 | ±1.0  | μΑ    | V <sub>IN</sub> = 5.5V                  |
| l <sub>oz</sub>  | OFF-STATE Leakage Current             | 5.5                 |                  |                 | ±1.0  | μА    | $0 \le A, B \le V_{CC}$                 |
| R <sub>ON</sub>  | Switch ON Resistance                  | 4.5                 | 20               | 26              | 38    | Ω     | $V_{IN} = 0V$ , $I_{IN} = 64mA$         |
|                  | (Note 8)                              | 4.5                 | 20               | 27              | 40    | Ω     | $V_{IN} = 0V$ , $I_{IN} = 30mA$         |
|                  |                                       | 4.5                 | 20               | 28              | 48    | Ω     | $V_{IN} = 2.4V, I_{IN} = 15mA$          |
|                  |                                       | 4.0                 | 20               | 30              | 48    | Ω     | $V_{IN} = 2.4V, I_{IN} = 15mA$          |
| Icc              | Quiescent Supply Current              | 5.5                 |                  |                 | 3     | μА    | $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$ |
| ΔI <sub>CC</sub> | Increase in I <sub>CC</sub> per Input | 5.5                 |                  |                 | 2.5   | mA    | One input at 3.4V                       |
|                  |                                       |                     |                  |                 |       |       | Other inputs at V <sub>CC</sub> or GND  |

Note 7: Typical values are at  $V_{CC} = 5.0V$  and  $T_A = +25^{\circ}C$ 

Note 8: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

### **AC Electrical Characteristics**

| Oto all                             | Parameter                      | $T_A = -40~^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ , $C_L = 50~\text{pF}$ , $RU = RD = 500\Omega$ |      |                        |      | H-M-  | O and distance   | Figure          |
|-------------------------------------|--------------------------------|---|------|------------------------|------|-------|--|-----------------|
| Symbol                              |                                | V <sub>CC</sub> = 4.5 - 5.5V  |      | V <sub>CC</sub> = 4.0V |      | Units | Conditions   | No.             |
|                                     |                                | Min   | Max  | Min                    | Max  |       |  |                 |
| t <sub>PHL</sub> ,t <sub>PLH</sub>  | Prop Delay Bus to Bus (Note 9) |   | 1.25 |                        | 1.25 | ns    | V <sub>I</sub> = OPEN                                  | Figures<br>1, 2 |
| t <sub>PZH</sub> , t <sub>PZL</sub> | Output Enable Time             | 1.0   | 5.3  |                        | 5.5  | ns    | $V_I = 7V$ for $t_{PZL}$<br>$V_I = OPEN$ for $t_{PZH}$ | Figures<br>1, 2 |
| t <sub>PHZ</sub> , t <sub>PLZ</sub> | Output Disable Time            | 1.0   | 6.0  |                        | 6.3  | ns    | $V_I = 7V$ for $t_{PLZ}$<br>$V_I = OPEN$ for $t_{PHZ}$ | Figures<br>1, 2 |


Note 9: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

### Capacitance (Note 10)

| Symbol           | Parameter                            | Тур | Max | Units | Conditions  |
|------------------|--------------------------------------|-----|-----|-------|---|
| C <sub>IN</sub>  | Control Pin Input Capacitance        | 3.5 |     | pF    | $V_{CC} = 5.0V, V_{IN} = 0V$                      |
| C <sub>I/O</sub> | Input/Output Capacitance "OFF State" | 6.0 |     | pF    | $V_{CC}$ , $\overline{OE} = 5.0V$ , $V_{IN} = 0V$ |

Note 10:  $T_A = +25$  °C, f = 1 MHz, Capacitance is characterized but not tested.

### **AC Loading and Waveforms**



Note: Input driven by  $50\Omega$  source terminated in  $50\Omega$ 

Note:  $\mathbf{C}_{\mathsf{L}}$  includes load and stray capacitance

Note: Input PRR = 1.0 MHz,  $t_W^{}\!=500~\text{ns}$ 

#### FIGURE 1. AC Test Circuit




FIGURE 2. AC Waveforms

## Physical Dimensions inches (millimeters) unless otherwise noted ์คือคลก็คื 8.10 0.2 C B A PIN #1 IDENT 0.50 LAND PATTERN RECOMMENDATION 0.1 0 SEE DETAIL A 0.90 +0.15 ·C-0.09-0.20 ♦ 0.13 N A BS CS - 12.00° TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB. REF NOTE 6, DATE 7/93.

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

0.60±0.10

### **Technology Description**

B. DIMENSIONS ARE IN MILLIMETERS.

MTD48RevB1

C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384(FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

SEATING PLANE

DETAIL A

www.fairchildsemi.com