

NTR4101P

Trench Power MOSFET –20 V, Single P–Channel, SOT–23

Features

- Leading –20 V Trench for Low $R_{DS(on)}$
- –1.8 V Rated for Low Voltage Gate Drive
- SOT–23 Surface Mount for Small Footprint
- Pb–Free Package is Available

Applications

- Load/Power Management for Portables
- Load/Power Management for Computing
- Charging Circuits and Battery Protection

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain–to–Source Voltage			V _{DSS}	–20	V
Gate–to–Source Voltage			V _{GS}	±8.0	V
Continuous Drain Current (Note 1)	Steady State	T _A = 25°C	I _D	–2.4	A
		T _A = 85°C		–1.7	
	t ≤ 10 s	T _A = 25°C		–3.2	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	0.73	W
	t ≤ 10 s			1.25	
Continuous Drain Current (Note 2)	Steady State	T _A = 25°C	I _D	–1.8	A
		T _A = 85°C		–1.3	
Power Dissipation (Note 2)		T _A = 25°C	P _D	0.42	W
Pulsed Drain Current	tp = 10 μs		I _{DM}	–7.5	A
ESD Capability (Note 3)	C = 100 pF, RS = 1500 Ω		ESD	225	V
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Source Current (Body Diode)			I _S	–2.4	A
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T _L	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to–Ambient – Steady State (Note 1)	$R_{\theta JA}$	170	$^\circ\text{C/W}$
Junction-to–Ambient – $t < 10\text{ s}$ (Note 1)	$R_{\theta JA}$	100	
Junction-to–Ambient – Steady State (Note 2)	$R_{\theta JA}$	300	

1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)
2. Surface-mounted on FR4 board using the minimum recommended pad size.
3. ESD Rating Information: HBM Class 0




ON Semiconductor®


<http://onsemi.com>

$V_{(BR)DS}$	$R_{DS(ON)}$ TYP	I_D MAX
–20 V	70 m Ω @ –4.5 V	–3.2 A
	90 m Ω @ –2.5 V	
	112 m Ω @ –1.8 V	


P–Channel MOSFET



MARKING DIAGRAM & PIN ASSIGNMENT



SOT–23
CASE 318
STYLE 21



TR4 = Device Code
W = Work Week

ORDERING INFORMATION

Device	Package	Shipping†
NTR4101PT1	SOT–23	3000/Tape & Reel
NTR4101PT1G	SOT–23 Pb–Free	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NTR4101P

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage (Note 4) ($V_{GS} = 0\text{ V}$, $I_D = -250\text{ }\mu\text{A}$)	$V_{(BR)DSS}$	-20			V
Zero Gate Voltage Drain Current (Note 4) ($V_{GS} = 0\text{ V}$, $V_{DS} = -16\text{ V}$)	I_{DSS}			-1.0	μA
Gate-to-Source Leakage Current ($V_{GS} = \pm 8.0\text{ V}$, $V_{DS} = 0\text{ V}$)	I_{GSS}			± 100	nA

ON CHARACTERISTICS

Gate Threshold Voltage (Note 4) ($V_{GS} = V_{DS}$, $I_D = -250\text{ }\mu\text{A}$)	$V_{GS(th)}$	-0.40	-0.720	-1.5	V
Drain-to-Source On-Resistance ($V_{GS} = -4.5\text{ V}$, $I_D = -1.6\text{ A}$) ($V_{GS} = -2.5\text{ V}$, $I_D = -1.3\text{ A}$) ($V_{GS} = -1.8\text{ V}$, $I_D = -0.9\text{ A}$)	$R_{DS(on)}$		70 90 112	85 120 210	$\text{m}\Omega$
Forward Transconductance ($V_{DS} = -5.0\text{ V}$, $I_D = -2.3\text{ A}$)	g_{FS}		75		S

CHARGES, CAPACITANCES & GATE RESISTANCE

Input Capacitance	($V_{GS} = 0\text{ V}$, $f = 1\text{ MHz}$, $V_{DS} = -10\text{ V}$)	C_{iss}		675		pF
Output Capacitance		C_{oss}		100		
Reverse Transfer Capacitance		C_{rss}		75		
Total Gate Charge	($V_{GS} = -4.5\text{ V}$, $V_{DS} = -10\text{ V}$, $I_D = -1.6\text{ A}$)	$Q_{G(tot)}$		7.5	8.5	nC
Gate-to-Source Gate Charge	($V_{DS} = -10\text{ V}$, $I_D = -1.6\text{ A}$)	Q_{GS}		1.2		nC
Gate-to-Drain "Miller" Charge	($V_{DS} = -10\text{ V}$, $I_D = -1.6\text{ A}$)	Q_{GD}		2.2		nC
Gate Resistance		R_G		6.5		Ω

SWITCHING CHARACTERISTICS (Note 5)

Turn-On Delay Time	($V_{GS} = -4.5\text{ V}$, $V_{DS} = -10\text{ V}$, $I_D = -1.6\text{ A}$, $R_G = 6.0\text{ }\Omega$)	$t_{d(on)}$		7.5		ns
Rise Time		t_r		12.6		
Turn-Off Delay Time		$t_{d(off)}$		30.2		
Fall Time		t_f		21.0		

DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage	($V_{GS} = 0\text{ V}$, $I_S = -2.4\text{ A}$)	V_{SD}		-0.82	-1.2	V
Reverse Recovery Time	($V_{GS} = 0\text{ V}$, $dI_{SD}/dt = 100\text{ A}/\mu\text{s}$, $I_S = -1.6\text{ A}$)	t_{rr}		12.8	15	ns
Charge Time		t_a		9.9		ns
Discharge Time		t_b		3.0		ns
Reverse Recovery Charge		Q_{rr}		1008		nC

- Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Switching characteristics are independent of operating junction temperature.

TYPICAL PERFORMANCE CURVES ($T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Temperature




Figure 4. On-Resistance vs. Drain Current and Temperature




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES ($T_J = 25^\circ\text{C}$ unless otherwise noted)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Gate Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance







Figure 10. Diode Forward Voltage vs. Current

NTR4101P

PACKAGE DIMENSIONS

SOT-23 (TO-236)
CASE 318-08
ISSUE AK



NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. 318-03 AND -07 OBSOLETE, NEW STANDARD 318-08.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.1102	0.1197	2.80	3.04
B	0.0472	0.0551	1.20	1.40
C	0.0350	0.0440	0.89	1.11
D	0.0150	0.0200	0.37	0.50
E	0.0701	0.0807	1.78	2.04
F	0.0005	0.0040	0.013	0.100
G	0.0034	0.0070	0.085	0.177
H	0.0140	0.0285	0.35	0.69
I	0.0350	0.0401	0.89	1.02
J	0.0830	0.1039	2.10	2.64
K	0.0177	0.0236	0.45	0.60


STYLE 21:

- PIN 1. GATE
2. SOURCE
3. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA
Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada
Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>

Order Literature: <http://www.onsemi.com/litorder>

For additional information, please contact your
local Sales Representative.