# CMOS 4-BIT MICROCONTROLLER

# TMP47C237AN

The 47C237A is based on the TLCS-47 CMOS series. The 47C237A has display on-screen circuit (OSD) to display bar which indicate channel or volume on TV screen, A/D converter input, D/A converter output which is suitable for application to the digital tuning system such as TV.

PART No.	ROM	RAM	PACKAGE
TMP47C237AN	2048 x 8-bit	128 × 4-bit	SDIP30

#### **FEATURES**

- ◆4-bit single chip microcomputer
- ♦Instruction execution time: 1.9µs (at 4.2MHz)
- ♦89 basic instructions.
- ◆Table look-up instructions
- ◆Subroutine nesting: 15 levels max.
- ◆6 interrupt sources (External: 2, Internal: 4)
  All sources have independent latches, and multiple interrupt control is available.
- ♦I/O port
  - Input 2 ports 5 pins
     I/O 5 ports 19 pins
- ♦Interval Timer
- ◆Two 12-bit Timer/Counter

Timer, event counter, and pulse width measurement mode

- ◆On-screen display circuit (bar display)
  - Variable display position: horizontal 256 steps
  - 2 colors
- 2 display bar width
- ◆3-bit A/D converter input.

Auto frequency control signal (S-shaped curve) detection


- ◆Pulse width modulation outputs
  - 14-bit resolution 1 channel
  - 6-bit resolution 1 channel
- ◆High current outputs

LED direct drive capability (typ. 10mA x 4bit)


◆Hold function

Battery / Capacitor back-up


◆Real Time Emulator : BM47C337A



# PIN ASSIGNMENT (TOP VIEW)



# **BLOCK DIAGRAM**



# PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS			
K03-K00	Input	4-bit input port			
R42 (DOUT0)		3-bit I/O port with latch.	OSD output		
R41 (PWM1)	I/O (Input)	When used as input port, D/A converter	6-bit D/A converter output		
R40 (PWM0)		output pin and OSD output pin, the latch must be set to"1".	14-bit D/A converter output		
R53 (O5C2)	I/O (Output )	A bit (/O more with load)			
R52 (OSC1)	I/O (Input)	4-bit I/O port with latch. When used as input port, resonator	Resonator connecting pin for OSD		
R51 (ĤĎ)∙	I/O (Input)	connectting pin for and OSD output pin, the latch must be set to "1".	Horizontal sync signal input		
R50 (DOUT1)	I/O (Output)	_	OSD output		
R63-R60	1/0	4-bit I/O port with latch. When used as input port, the latch must be	set to "1".		
R73-R71	1/0	4-bit I/O port with latch.			
R70 (CIN)	I/O (Input)	When used as input port, AFC comparater input pin, the latch mast be set to "1".	AFC comparater input.		
R83 (T1)		4-bit i/O port with latch.	Timer/Counter 1 input		
R82 (INT1)	. I/O (Input)	when used as input port, external	External interrupt 1 input		
R81 (T2)	(input)	interrupt and timer / counter input pin, the latch mast be set to "1".	Timer/Counter 2 external input		
R80 (ÎNT2)			External interrupt 2 input		
XIN, XOUT	input, Output	Resonator connecting pin. For inputting external clock, XIN is used and	d XOUT is opened.		
RËSËT	Input	Reset signal input.			
HOLD (KEO)	Input (input)	Hold request/release signal input	Sense input		
TEST	Input	Test pin for out-going test. Be opened or fix	red to low level.		
VDD		+ 5V			
VSS	Power supply	0V (GND)			

#### OPERATIONAL DESCRIPTION

Concerning the 47C237A, the configuration and functions of hardwares are described.

As the description is porvided with priority on those parts differing from the 47C200A, the technical data sheets for the 47C200A shall also be referred to.

Note. The 47C237A have no serial port, differing from the 47C200A.

#### SYSTEM CONFIGURATION

(1) I/O Port

(4) R6 port

- (2) On-screen display (OSD) circuit
- (3) AFC comparator input.
- (4) D/A converter output.

# 2. PERIPHERAL HARDWARE FUNCTION

#### I/O Port 2.1

The 47C237A have 7 I/O Port(24 Pins)each as follow.

- ① K0 port ; 4-bit input
- ; 3-bit input/output (R42 pin is shared with OSD output. R41, R42 pins is shared by 2 R4 port
  - D/A converter output)
- ; 4-bit input/output (R53, R52 pins is shared with Resonator connecting pin for OSD 3 R5 port
  - R51, R50 pins is shared with I/O port.) ; 4-bit input/output
- ; 4-bit input/output (R70 pins is shared with AFC comparater input.) 5 R7 port
- ; 4-bit input/output (shared with external interrupt input and timer/counter input) 6: R8 port
- ; 1-bit sense input (shared with hold request/release signal input.) KE port

This section describes ports of ②, ③, ⑤ which are changed from the 47C200A.

The 47C237A has no P1, P2 and R9, therefore 5-bit 8-bit data conversion instruction [OUTB @HL] can not use.

#### (1) Port R4 (R42-R40)

3-bit I/O port with latch. When used as input port, the latch must be set to "1". The latch is initialized to "1".

This pin is used both as R42 for OSD output, and as R40 and R41 for D/A converter output. When used for OSD output, select DOUT0 to enable OSD. To use for D/A converter, set the latch to "1".

Also, when this pin is used as R42 for OSD output, "1" is read in during the input instruction is executed. There is no R43 pin, but "1" is read in during the input instruction is executed.

# (2) Port R5 (R53-R50)

4-bit I/O port with latch. When used as input port, the latch must be set to "1" and OSD must be disable for R53, R52 and R50 pins. The latch is initialized to "1".

R53, R52 pins is shared by resonator connecting pin for OSD. When used as resonator connecting pin, the latch must be set to "1" and OSD must be enable.

This pin is also used as R51 for horizontal sync. signal input. To use this pin for horizontal sync. signal input, set the latch to "1". Like the R42 pin, the R50 pin is also used for OSD output. Also, when the input instruction is executed with the OSD display enabled, "1" is read into the R50, R52 and R53 pin, and horizontal sync. signal input is read into the R51 pin.

Port R4 (Po	rt address Of	P04 / IP04)		Port R5 (Port	address OP05	/iP05)
3	2	1	0	3	2	1
	R42 (DOU F0)	R41 (PWM1)	R40 (PWM0)	R53 (OSC2)	R52 (OSC1)	R5 (HI

. 3	2	1	0	
R53	R52	R51	R50	]
(OSC2)	(OSC1)	(HD)	(DOUT1)	Į




Figure 2-1. Ports R4 and R5

address  (**) Inp  004 K0 input port. 02 03 03 04 R4 input port 05 R5 input port 06 R6 input port 07 R7 input port 09 R8 input port 00 R8 input port 00 R8 input port 00 R8 input port 00 R9 inpu	ut (IP++)	Output (OP**)  4 output port 5 output port 7 output port 8 output port 8 output port 10 postion lower 4-bits 50 position lower 4-bits 50 control	N N N N N N N N N N N N N N N N N N N	OUT A,%p	00 % % % % % % % % % % % % % % % % % %	OUT8 @HL	SET %p,b	TEST %p,b TESTP %p,b	SET @L CLR @L TEST@L
_		R4 output port R5 output port R6 output port R7 output port R7 output port R8 output port C0SD position lower 4-bits OSD position uper 4-bits OSD control	0 + + + + + + + + + + + + + + + + + + +		11110000			0	
		R4 output port R5 output port R6 output port R7 output port R7 output port R8 output port OSD position lower 4-bits OSD position uper 4-bits	11100000111	::::::::::::::::::::::::::::::::::::::	1110000		114000	,	,
		R4 output port R5 output port R6 output port R7 output port R7 output port R8 output port C0SD position lower 4-bits OSD position uper 4-bits OSD control	+ + 000000 + + +	OOOOO_C	110000	1 4 1 3 1 1 1	1.000	ı	1
-		R4 output port R5 output port R6 output port R7 output port R8 output port R8 output port C0SD position lower 4-bits OSD position uper 4-bits OSD control	100000111	1000010	10000	1 1 1 1 1	1000	ı	ı
_		R4 output port R5 output port R6 output port R7 output port R8 output port R8 output port R9 output port OSD position lower 4-bits OSD position uper 4-bits	00000	0000010	0000	1 1 1 1	000	ı	ı
_		R5 output port R6 output port R7 output port R8 output port R8 output port OSD position lower 4-bits OSD control	0000	0000+0	000	}	00	0	0
		R6 output port R7 output port R8 output port C0SD position lower 4-bits OSD costion uper 4-bits	000+++	000+0	00	1 1 1	0	0	0
_		R8 output port R8 output port OSD position lower 4-bits OSD position uper 4-bits OSD control	00111	00+0	(	1 1		0	0
		R8 output port  OSD position lower 4-bits OSD position uper 4-bits OSD control	0	0 + 0	)	•	()·	0	0
_		OSD position lower 4-bits OSD position uper 4-bits OSD control	1 1 1	+ C	0		0	0	1
_		OSD position lower 4-bits OSD position uper 4-bits OSD control	1 1	C	1 1	1	1	ı	ı
		OSD position uper 4-bits OSD control	1	)	0	í	1	i	ı
_		OSD control		0	0	:	ı	1	ı
_			ı	0	0	•	ı	1	1
		-	1	1		ı		,	1
	-		0	i	ı	ı	ı	0	ı
	Horizontal sync. signal counter		0	ı	ı	ı	1	ı	ı
		HOLD control		0	ı		-	-	-
			ı	1	ı	ı	1	,	ı
_		AFC comparator input control	1	0	1	ı	1	1	1
_			1	1	ı	ı	ı	ı	•
14 Undefined		1	ı	ı	1	ı	1	ı	ı
15 Undefined		1	1	1	ı	1	ı	ı	ı
16 Undefined		1	r	1	ı	1	1	ı	ı
17 Undefined		PWM buffer	ı	0	1	1	1	1	1
18 Undefined		PWM data transfer buffer	ı	0	1	1	1	1	ı
19 Undefined		Interval Timer interrupt control	1	0	1	,	,	1	ı
1A Undefined			1	ı	1	,	1	ı	ı
18 Undefined	~~	1	1	,	ı	,	1	ŀ	ı
1C Undefined		Timer/Counter 1 control	ì	0	1	ı	1	1	ı
_		Timer/Counter 2 Control	1	0	ı	1	ı	ı	ı
1E Undefined			1	1 (	ı	1	•	ı	ı
1F Undefined		HD counter control	+	0	-	_		'	•

Port addresses with "—" mark are reserved addresses and cannot be used at user program.

Table 2-1. Port Address Assinment and Input/Output Instructions

### (3) Port R7 (R73-R70)

4-bit I/O port with latch. When used as input port, the latch must be set to "1" the latch is initialized to "1".

R70 (CIN) pin is shared by A/D converter input. When used as A/D converter input, R70 output latch must be set to "1" and bit 3 of command register must be set enable. CIN input is comparator input read from bit 0 of IP07 and uses the programmable 3-bit D/A converter output as the reference voltage.




Figure 2-3. Port R7

# 2.2 On-Screen Display (OSD) Circuit

The 47C237A has a built-in on-screen display circuit that indicates the display position of bar displays such as channel and sound volume on the TV screen.

The lateral positions of bar displays can be changed with the data register values. Bar lengths (vertical) can also be varied by counting the horizontal sync. signals with the horizontal sync. signal counter, and then turning the display on and off.

# 2.2.1 Circuit Configuration




Figure 2-4. On-screen display circuit

# 2.2.2 Control of on-screen display circuit

On-screen display circuit is controlled by command register(OPOC), the output latch of R42 R50 pins, and data register (OPOA, OPOB).

# (1) Command register OPOC

Every pin of OSD is controlled and width display bar is selected by OPOC.

On-screen display circuit control command register(Port address OPOC)




Figure 2-5. Control command register.

### (2) OSD Output Control

OSD output is from the DOUT0 and DOUT 1 pins, each of which can be enabled independently. When EOSD = 1, bar display can be enabled by setting EDOUT0 and EDOUT1. Also, when not used for OSD output, EDOUT0 and EDOUT1 can be cleared and used as normal input/output pins. When bar display is enabled, bars are displayed continuously from the top of the TV screen to the

bottom. Bar displays can be turned on and off by setting and clearing the R42 and R50 output latches; therefore, bar length (vertical) can be varied by counting the horizontal sync. signal counter and then turning on and off. Width can also be used to select either of two bar widths.

#### (3) Display Position Setting

Bar display positions are determined by the values loaded to the data registers (OP0A, OP1B). After resetting, the display position is the upper left corner of the TV screen. The bar display position can be moved across the TV screen from left to right in 256 steps by varying the values loaded to OP0A(lower 4-bits)and OP0B(upper 4-bits)

Note. The display position is changed by accessing the OPOA data register, therefore, overwrite in the sequence OPOB, OPOA. Also, CPU operation and the horizontal sync. signal are not synchronized, so a difference in level will occur if writing is not synchronized with the vertical sync. signal.





Figure 2-6. Data register of the OSD bar display position setting

# 2.2.3 Sync. signal counter.

This counter counts the horizontal sync. signal in units of 4 cycles and includes a built-in function for generating interrupt requests. This counter is controlled by the command register (OP1F). The horizontal sync. signal pin is also used as the R51 pin. To use for horizontal sync. signal input, set the R51 output latch to "1".

Also, the operating status can be determined from the status register (IPOE).

Command register of horizontal sync. signal counter control (Port address OPIF)



Note. When used us horizontal sync. signal counter, not only bit 3 (ECNT) of command register (OP1F) but also bit 2 through bit 0 must be set to "1".

Status register of horizontal sync. signal counter control. (Port address IPOE)




Figure 2-7. Command register/status register of horizontal sync. signal counter control

The horizontal sync. signal counter is activated when ECNT is set to "1" and an ISIO interrupt request is generated when the fourth cycls of the horizontal sync. signal has been counted. During the ISIO interrupt service program, it is possible to vary the vertical lengths (heights) of bars by setting and clearing the output latches for each DOUT pin (turning the bar display on and off). Also, ECNT setting and clearing should be synchronized with the vertical sync. signal when used; otherwise, oseillation equal to upto 8 cycles of the horizontal sync. signal will be generated. This can be corrected by inputting the vertical sync. signal (VD) to the INTT pin and generating an INT1 interrupt. ISIO interrupt requests can be cleared by reading IPOF (to read in dummy data). Counting of the horizontal sync. signals will continue even after an intorrupt is generated.

Shifting of the sync. signal counter is synchronized with the horizontal sync. signal (HD); therefore, IPOF must be read before the next 4 cycles are counted. If IPOF is not read, the following interrupt request will be ignored.

Note. Always read IPOF before clearing the ISIO interrupt latch. If an attempt is made to clear the interrupt latch without reading IPOF, the next ISIO interrupt will be ineffective.

Operation of the counter can be ended by setting ECNT to "0". When ECNT is cleared, operation will end when 4 cycles of the sync. signal have been counted and IPOF has been read. The program can be used to determine if counter operation has ended by sensing OSDF (bit 3 of the status register). OSDF will become "0" if counter operation has ended.

There are two methods for ending counter operation, depending on the amount of processing required of the interrupt service program.

- When processing is completed within one horizontal sync. signal cycle. When an ISIO interrupt is generated and it is possible to set ECNT to "0" before the next horizontal sync. signal arrives, the interrupt service program, which counts continuously, clears ECNT to "0" and then reads IPOF.
- When processing is not completed within one horizontal sync. signal sycle When it is possible for the next sync. signal to arrive before ECNT is cleared by receipt of an interrupt request, the fact that SEF (bit 2 of the status register) is set to "1" is confirmed when the next to the last count is made, after which ECNT is cleared to "0" and IPOF is read. Thus, it is unnecessary for the interrupt service program to do anything in accordance with the final count operation. It is only necessary to read IPOF.

Example: The vertical length (height) is set by using the INT1 interrupt to synchronize with the  $\overline{VD}$  signal and turning the bar display on and off with the ISIO interrupt (the  $\overline{HD}$  count is (number of interrupts)  $\times$  (4 cycles)).

	INT1 interrupt service program				ISIO interrupt service program			
ED ST LD OUT	A, #0000B A, 10H A, #1111B A, %OP1F	;	of interrupt countor		LD INC B	HL, #10H @HL SDINA	;	Counts the number of interrupt
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			SDINA	: LD CMPR B	A, #1110B A, @HL SDON	;	Count lower ≠
				SDDIS	: CLR CLR		;	Sets data "0" to DOUT pins output latch
				SSEFO	: TEST B	%IPOE, 2 SSEFO	;	Waits until SEF = "1"
					LD OUT IN B :	A, #0111B A, %OP1F %IP0F, A SDEND	;	ECNT ← 0
				SDON	: SET SET IN	% OP04, 2 % OP05, 0 % IP0F, A	;	Sets data "1" to DOUT pins output latch
				SDEND	:			

# 2.3 3-bit A/D converter (comparator) input

Comparator input consists of a comparator and a 3-bit D/A converter. AFC input voltage can be detected in 8 steps by sensing bit 0 of IPO7 while changing the reference voltage (D/A converter output voltage) with the command register (OP12).

R70 pin is also used for comparator input. The comparator is initialized to disable. The latch should be set to "1" when pin R70 is used for comparator input.

# 2.3.1 Circuit configuration

Figure 2-8 shows the configuration of comparator circuit.




Figure 2-8. Comparator input circuit

# 2.3.2 Comparator input control

The reference voltage of the comparator is set using the lower 3 bits of the command register (OP12) Table 2-2 shows the reference voltage at  $V_{DD} = 5 \text{ V}$ .

Comparator input control command register (port address OP12)




Figure 2-9. Command register

	)P1	2	Reference voltage
2	1	0	[V]
0	0	0	0.62
0	0	1	1.25
0	1	0	1.87
0	1	1	2.50
1.1	0	0	3.12
1.1	0	1	3.75
1	1	0	4.37
1	1	1	5.00

Table 2-2. Reference Voltage

# 2.4 D/A converter (Pulse Width Modulation) output

The 47C237A have two D/A converter (PWM) output channels. PWM output can easily be obtained by connecting an external low pass filter."

PWM output is from the R40 (PWM0), R41 (PWM1) pins. R40 (PWM0), R41 (PWM1) pins are used for PWM output, the corresponding R40, R41 output latch is set to "1." The R40, R41 output latch is initialized to "1".

PWM output is controlled by the buffer selector (OP17) and the data transfer buffer (OP18). PWM data written to the data transfer buffer can be sent to the PWM data latch by writing "CH" to the buffer selector to switch to PWM output. PWM data transferred to the PWM data latch remain intact until overwritten.

Resetting and holding clear the buffer selector, data transfer buffer and  $\overline{PWM}$  data latch to "0" ( $\overline{PWM}$  output is "1" level).

# 2.4.1 Circuit configuration

Figure 2-10 shows the pulse width modulation circuit.




Figure 2-10. Pulse width modulation circuit

# 2.4.2 PWM output wave

# (1) PWM0 output

PWM0 is a PWM output controlled by 14 bits data.

The basic period of the  $\overline{PWM0}$  is  $T_M = 2^{15}/fc$ . The higher 8 bits of 14 bits data are used to control the pulse width of the pulse output with the period of  $T_S = T_M/64$ , which is the sub-period of the  $\overline{PWM0}$ . When the 8 bits data are decimal n ( $0 \le n \le 255$ ), this pulse width becomes n x to, where to = 2/fc. The lower 6 bits of 14 bits data are used to control the generation of an additional to wide pulse in each  $T_S$  period. When the 6 bits data are decimal m ( $0 \le m \le 63$ ), the additional pulse is generated in each of m periods out of 64 periods contained in a  $T_M$  period. The relationship between the 6 bits data and the position of  $T_S$  period where the additional pulse is generated is shown in Table 2-3.

Bit position of 6 bits data	Relative position of $T_S$ where the additional (No. i of $T_S$ is listed
Bit 0	32
Bit 1	16, 48
Bit 2	8, 24, 40, 56
Bit 3	4, 12, 20, 28, 36, 44, 52, 60
Bit 4	2, 6, 10, 14, 18, 22, 26, 30,, 58, 62
Bit 5	-1, 3, 5, 7, 9, 11, 13, 15,, 59, 61, 63

Table 2-3. Correspondence between 6 bits data and the additional pulse generated T<sub>5</sub> periods

# (2) PWM1

 $\overline{PWM1}$  is a PWM output controlled by 6 bits data. The 6 period of them is  $T_M = 27/fc$ , When the 6 bits data are decimal k (0 < k < 63), the pulse width becomes k × to. The waveform is also illustrated in Figure 2-11.




Figure 2-11. PWM Output Waveform

# 2.4.3 Control of PWM circuit (data transfer)

PWM output is controlled by writing the output data to the data transfer buffer (OP18). The output data are written in sections using the buffer selector (OP17). In the data transfer buffer, the respective sections of data are assigned buffer numbers and written as indicated in Table 2-4.

- ① The buffer number of the buffer to which the data are to be written is written to the buffer selector (OP17).
- ② The corresponding PWM data are written to the selected buffer.
- 3) The output data are written to the transfer buffer by repeating the operations in items ① and ② above.
- 4 When writing is completed, "CH" is written to the buffer selector (OP17).

While the output data are being written to the transfer buffer, the previous PWM data are being output.

When " $C_H$ " is written to the buffer selector, the output data are sent to the PWM data latch and  $\overline{PWM}$  output is enabled.

The time from when " $C_H$ " is written to the buffer selector until  $\overline{PWM0}$  output is enabled is  $2^{15}$ /fc (8192 $\mu$ s at 4 MHz) maximum,  $\overline{PWM1}$  output is enabled is  $2^{9}$ /fc (128 $\mu$ s at 4 MHz) maximum.

Buffer Number (OP17)	Correspondence to bit (OP18)	Mode	PWM Output
2	Bit of PWM 0 transfer buffer 9 - 6	Write	Preceding data
3	Bit of PWM 0 transfer buffer 13 10	Write	Preceding data
4	Bit of PWM 0 transfer buffer 3 - 0	Write	Preceding data
5	Bit of PWM 0 transfer buffer 5 - 4	Write	Preceding data
6	Bit of PWM 1 transfer buffer 3 - 0	Write	Preceding data
7	Bit of PWM 1 transfer buffer 5 - 4	Write	Preceding data
С	None	Transfer	Present data

Table 2-4. The bit and buffer number of data transfer buffer

# **ELECTRICAL CHARACTERISTCS**

ABSOLUTE MAXMUM RATINGS  $(V_{SS} = 0V)$ 

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V <sub>DD</sub>		- 0.3 to 7	V
Input Voltage	VIN		- 0.3 to V <sub>DD</sub> + 0.3	V
Output Voltage	Vouti	Except sink open drain pin, but include R5	- 0.3 to V <sub>DD</sub> + 0.3	V
output voitage	V <sub>OUT2</sub>	Sink Open drain pin, Except R5 port	- 0.3 to 10	"
Output Voltage(Per 1 pin)	louti	Port R6	10	
	l <sub>OUT2</sub>	Ports R4, R5, R7, R8	3.2	mA
Output Voltage(Total)	Σ I <sub>OUT1</sub>	Port R6	40	mA
Power Dissipation[Topr = 70°C]	PD		600	mW
Soldering Temperature(Time)	Tsld		260 (10sec)	°c
Storage Temperature	Tstg		- 55 to 125	°C
Operating Temperature	Topr		- 20 to 70	°C

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V, T_{opr} = -20 \text{ to } 70^{\circ}\text{C})$ 

PARAMETER	SYMBOL	PINS	CONDITONS	Min.	Max.	UNIT	
C	.,		in the Normal mode	4.5			
Supply Voltage	V <sub>DD</sub>		in the Hold mode	2.0	6.0	\ \	
Input High Voltage	V <sub>IH1</sub>	Except Hysteresis Input		V <sub>DD</sub> × 0.7			
	V <sub>IH2</sub>	Hysteresis Input	V <sub>DD</sub> ≥ 4.5V	V <sub>DD</sub> × 0.75	V <sub>DD</sub>	V	
	V <sub>IH3</sub>		V <sub>DD</sub> <4.5V	V <sub>DD</sub> × 0.9			
	V <sub>IL1</sub>	Except Hysteresis Input			V <sub>DD</sub> × 0.3		
Input Low Voltage	V <sub>IL2</sub>	Hysteresis Input	V <sub>DD</sub> ≧ 4.5V	0	V <sub>DD</sub> × 0.25	7 v	
	V <sub>IL3</sub>		V <sub>DD</sub> < 4.5V		V <sub>DD</sub> × 0.1		
Clark Cara	fc	XIN, XOUT		0.4	4.2		
Clock Frequency	fosc	OSC1, OSC2		2	6	MHz	

Note. Input Voltage V<sub>IH3</sub>, V<sub>IL3</sub>: in the HOLD mode

D.C.CHARACTERISTICS	$(V_{SS} = 0V, T_{opr} = -20 \text{ to } 70^{\circ}\text{C})$
---------------------	---

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT	
Hysteresis Voltage	VHS	Hysteresis Input		-	0.7		V	
Input Curreut	i <sub>IN1</sub>	Port K0, TEST, RESET, HOLD	V <sub>DD</sub> = 5.5V,		_	± 2	μΑ	
	linz	Ports R (Open drain)	V <sub>IN</sub> = 5.5V / 0V					
Input Resistance	R <sub>IN1</sub>	Port K0 with pull-up		30	70	150		
mput Kesistance	R <sub>IN2</sub>	RESET		100	220	450	1 ~"	
Output Leak Current	ILO	Open drain output ports	V <sub>DD</sub> = 5.5V, V <sub>OUT</sub> = 5.5V	_	_	2	μА	
Output High Voltage	V <sub>OH</sub>	Port R6	$V_{DD} = 4.5V$ , $I_{OH} = -200\mu A$	2.4	-	-	V	
Output Low Voltage	Vol	Excepet Xout	$V_{DD} = 4.5V$ , $I_{OL} = -1.6mA$	-	-	0.4	v	
Output Low Current	lor	Port R6	V <sub>DO</sub> = 4.5V, V <sub>OL</sub> = 1.0V	_	10	_	mA	
Suply Current (in the Normal mode)	loo		V <sub>DD</sub> = 5.5V, fc = 4MHz	-	3	6	mA	
Suply Current (in the Hold mode)	Ірон		V <sub>DD</sub> = 5.5V	-	0.5	10	μА	

Note 1. TYP. values show those at  $T_{opr} = 25$ °C,  $V_{DD} = 5$  V.

Note 2. When the KO port has a built-in input resistor, current by resistor is excluded.

Note 3. When K0 port has a built-in input resistor, current value is that at time of open.

Further, voltage level at R port is valid.

#### A/D CONVERSION

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT
Analog Input Voltage	VAIN	CIN		Vss	-	V <sub>DD</sub>	٧
A/D Conversion Error	-			_	_	± 1/4	LSB

A.C.CHARACTERISTICS

$$(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -20 \text{ to } 70^{\circ}\text{C})$$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Instruction Cycle Time	t <sub>cy</sub>		1.9	_	20	μs
High level Clock Pulse Width	t <sub>WCH</sub>	Consumer design	80	_		
Low level Clock Pulse Width	twcL	For external clock operation	80	_	-	ns

# RECOMMENDED OSCILLATING CONDITIONS

 $(V_{55} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6 \text{ V}, T_{opr} = -20 \text{ to } 70 ^{\circ}\text{C})$ 

# (1) 4MHz

Ceramic Resonator

CSA4.00MG (MURATA)  $C_{XIN} = C_{XOUT} = 30pF$ 

KBR-4.00MS (KYOCERA)  $C_{XIN} = C_{XOUT} = 30pF$ 

Crystal Oscillator

204B-6F 4.0000  $C_{XIN} = C_{XOUT} = 20pF$ 


(TOYOCOM)


# (2) 400KHz

Ceramic Resonator


CSB400B (MURATA)  $C_{XIN} = C_{XOUT} = 220pF$ ,  $R_{XOUT} = 6.8K\Omega$ 


KBR-400B (KYOCERA)  $C_{XIN} = C_{XOUT} = 100pF$ ,  $R_{XOUT} = 10K\Omega$ 








# TYPICAL CHARACTERISTICS




















# INPUT/OUTPUT CIRCUITRY

(1) Control pins
Input/Output circuitreis of the 47C237A control pins are shown below.

CONTROL PIN	1/0	CIRCUITRY	REMARKS
XIN XOUT	Input Output	OSC. enable W R R R R RO	Resonator connecting pins $R = 1K\Omega \text{ (typ.)}$ $R_f = 1.5M\Omega \text{ (typ.)}$ $R_O = 2K\Omega \text{ (typ.)}$
RÉSET	Input	QVDD R <sub>IN</sub> ≱ R	Hysteresis input Contained pull-up resistor $R_{IN} = 220K\Omega$ (typ.) $R = 1K\Omega$ (typ.)
HOLD (KEO)	Input (Input)		Hysteresis input (Sence input) $R = 1K\Omega \text{ (typ.)}$
TEST	Input	R <sub>IN</sub> &	Contained pull-down resistor $R_{\text{IN}} = 70 \text{K}\Omega \text{ (typ.)}$ $R = 1 \text{K}\Omega \text{ (typ.)}$
OSC1 OSC2	Input Output	OSC. enable $R_f$ $R_0$ $R_0$ OSC1 OSC2	Resonator connectting pin for OSD $R = 1K\Omega \ (typ.)$ $R_f = 1.5M\Omega \ (typ.)$ $R_0 = 2K\Omega \ (typ.)$
ਜਨ	Input		Sync signal input pin Hysteresis input $R = 1K\Omega \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$

# (2) I/O port

The input/output circuitries of the 47C237A I/O port are shown below, any one of the circuitries can be chosen by a code (PD-PF) as a mask option.

PORT	1/0	INP	UT/OUTPUT CIRCUITRY and CC	DDE	REMARKS
KO	Input	PD R	PE  VDD  R <sub>IN</sub> R	PF  R <sub>IN</sub> R <sub>IN</sub> R <sub>IN</sub> R <sub>IN</sub> R <sub>IN</sub> R <sub>IN</sub>	Pull-up/Pull-down resistor $R_{IN}=70k\Omega \ (typ.)$ $R=1k\Omega \ (typ.)$
R4 R5	I/O		→		Sink open drain output Initial "Hi-Z" R = 1kΩ (typ.)
R6	I/O	_	OVDD VDD VDD VDD		Push-pull output Initial "Low"  High drive current output IOL = 10mA (typ.)  R = 1kΩ (typ.)
R7	1/0	R70	R71-R73	>>	Sink open drain output initial "Hi-Z"  Comparater input (R70) R = 1kΩ (typ.)
R8	1/0		>>-		Sink open drain output Initial "Hi-Z" Hysteresis input R = 1kΩ (typ.)