#### Organization:

- DRAM: 262144 Words × 16 Bits
- SAM: 256 Words × 16 Bits
- **Dual-Port Accessibility Simultaneous and** Asynchronous Access From the DRAM and SAM Ports
- Data Transfer Function From the DRAM to the Serial Data Register
- $(4 \times 4) \times 4$  Block-Write Feature for Fast Area Fill Operations. As Many as Four Memory Address Locations Written Per Cycle From the 16-Bit On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O. Two Write-Per-Bit Modes to Simplify System Design
- Byte Write Control (CASL, CASU) Provides Flexibility
- **Extended Data Output for Faster System Cycle Time**
- **Enhanced Page-Mode Operation for Faster**
- CAS-Before-RAS and Hidden Refresh Modes
- Long Refresh Period . . . Every 8 ms (Max)
- Up to 55-MHz Uninterrupted Serial Data Streams
- 256 Selectable Serial-Register Starting Locations
- SE-Controlled Register-Status QSF
- Split-Register Transfer Read for Simplified Real-Time Register Load
- **Programmable Split-Register Stop Point**
- 3-State Serial Outputs Allow Easy Multiplexing of Video Data Streams
- All Inputs/Outputs and Clocks TTL Compatible
- Compatible With JEDEC Standards
- Texas Instruments EPIC™ CMOS Process
- **Designed to Work With the Industry-Leading Texas Instruments Graphics Family**
- Performance Ranges:

	ACCESS TIME ROW ENABLE ta(R)	ACCESS TIME SERIAL DATA ta(SQ)	DRAM CYCLE TIME <sup>t</sup> c(W)	DRAM PAGE MODE <sup>t</sup> c(P)	SERIAL CYCLE TIME tc(SC)	OPERATING CURRENT SERIAL PORT STANDBY ICC1	OPERATING CURRENT SERIAL PORT ACTIVE ICC1A
	(MAX)	(MAX)	(MIN)	(MIN)	(MIN)	(MAX)	(MAX)
TMS55161-60	~~	15 ns	110 ns	30 ns	18 ns	180 mA	225 mA
TMS55161-70	70 ns	20 ns	130 ns	30 ns	22 ns	165 mA	205 mA
TMS55161-80	80 ns	25 ns	150 ns	35 ns	30 ns	150 mA	185 mA

VSS NC/GND


EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



(TOP VIEW)

**DGH PACKAGE** 



40.40	A. d. d
A0-A8	Address Inputs
CASL, CASU	Column-Address Strobe/Byte Selects
DQ0 - DQ15	DRAM Data I/O, Write Mask Data
SE	Serial Enable
RAS	Row-Address Strobe
SC	Serial Clock
SQ0-SQ15	Serial Data Output
TRG	Output Enable, Transfer Select
WE	DRAM Write Enable Select
DSF	Special Function Select
QSF	Special Function Output
Vcc	5-V Supply (TYP)

Ground

PIN NOMENCLATURE

Copyright © 1994, Texas Instruments Incorporated

No Connect/Ground (Important: not

connected internally to VSS)

## TMS55161 262144 BY 16-BIT MULTIPORT VIDEO RAM SMVS161A - OCTOBER 1993 - REVISED MAY 1994

#### description

The TMS55161 multiport video RAM is a high-speed dual-ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262144 words of 16 bits each interfaced to a serial data register [serial-access memory (SAM)] organized as 256 words of 16 bits each. The TMS55161 supports three basic types of operation: random access to and from the DRAM, serial access from the serial register, and transfer of data from any row in the DRAM to the serial register. Except during transfer operations, the TMS55161 can be accessed simultaneously and asynchronously from the DRAM and SAM ports.

The TMS55161 is equipped with several features designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's  $(4 \times 4) \times 4$  block-write feature. The block-write mode allows 16 bits of data (present in an on-chip color data register) to be written to any combination of four adjacent column-address locations. As many as 64 bits of data can be written to memory during each  $\overline{CAS}$  cycle time. Also on the DRAM port, a write mask or a write-per-bit feature allows masking of any combination of the 16 inputs/outputs on any write cycle. The persistent write-per-bit feature uses a mask register which, once loaded, can be used on subsequent write cycles without reloading. The TMS55161 also offers byte control. Byte control can be applied in read cycles, write cycles, block-write cycles, load-write-mask-register cycles, and load-color-register cycles. The TMS55161 also offers extended output mode is effective in both the page-mode cycles and standard cycles.

The TMS55161 offers a split-register transfer read (DRAM to SAM) feature for the serial register (SAM port). This feature enables real-time register load implementation for truly continuous serial data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. For applications not requiring real-time register load (for example, loads done during CRT retrace periods), the full-register mode of operation is retained to simplify system design.

The SAM port is designed for maximum performance. Data can be accessed from the SAM at serial rates up to 55 MHz. During the split-register transfer read operations, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, QSF, is included to indicate which half of the serial register is active.


All inputs, outputs, and clock signals on the TMS55161 are compatible with Series 74 TTL. All address lines and data-in lines are latched on chip to simplify system design. All data outs are unlatched to allow greater system flexibility.

The TMS55161 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS55161 is offered in a 64-pin small-outline gull-wing-leaded package (DGH suffix) for direct surface mounting.


The TMS55161 and other TI multiport video RAMs are supported by a broad line of graphics processors and control devices from Texas Instruments.

#### functional block diagram





#### functional block diagram (continued)





POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

8961725 0084566 TT5 🚮

#### **Table 1. Function Table**

		RAS	FALL		CAS <sub>X</sub> FALL	ADDF	RESS	DQ0-DQ15†		
FUNCTION	CAS <sub>x</sub> ‡	TRG	WE	DSF	DSF	RAS	CASx§	RAS	CASL CASU WE	MNE CODE
Reserved (do not use)	L	L	L	L	×	X	Х	X	Х	-
CAS-before-RAS refresh (no reset) and stop point set	L	х	L	н	х	Stop Point#	х	х	×	CBRS
CAS-before-RAS refresh (option reset)	L	×	Н	L	×	Х	Х	Х	Х	CBR
CAS-before-RAS refresh (no reset)*	L	Х	Н	Н	Х	×	×	Х	х	CBRN
Full-register transfer read	н	L	Н	L	х	Row Addr	Tap Point	х	х	RT
Split-register transfer read	Н	L	Н	Н	x	Row Addr	Tap Point	×	×	SRT
DRAM write (nonmasked)	н	н	н	L	L	Row Addr	Col Addr	x	Valid Data	RW
DRAM write (nonpersistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM write (persistent write-per-bit)	н	Η	L	L	L	Row Addr	Col Addr	х	Valid Data	RWM
DRAM block write (nonmasked)	Н	н	н	L	н	Row Addr	Block Addr A2-A8	x	Col Mask	BW
DRAM block write (nonpersistent write-per-bit)	н	н	L	L	Н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	вwм
DRAM block write (persistent write-per-bit)	Н	Н	L	L	Н	Row Addr	Block Addr A2-A8	х	Col Mask	BWM
Load write mask register □	Н	н	н	Н	L	Refresh Addr	х	×	Write Mask	LMR
Load color register	Н	Н	Н	Н	Н	Refresh Addr	х	х	Color Data	LCR

# Legend:

X = Don't care

= H: Write to address/column enabled Col Mask

Write Mask = H: Write to I/O enabled

Logic L is selected when either or both CASL and CASU are low.

#A0-A3, A8: don't care; A4-A7 : stop-point code

★CAS-before-RAS refresh (no reset) mode will not end persistent write-per-bit mode or stop-point mode.

DQ0-DQ15 are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.

<sup>§</sup> The column address and block address are latched on the first falling edge of CASx.

CBRS cycle should be performed immediately after the power-up initialization cycle.

TAS-before-RAS refresh (option reset) mode will end persistent write-per-bit mode and stop-point mode.

<sup>□</sup>Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CAS-before-RAS (option reset) cycle.

#### **Table 2. Pin Description Versus Operational Mode**

PIN	DRAM	TRANSFER	SAM
A0 – A8	Row, column address	Row address, tap point	
CASL CASU	Column-address strobe, DQ output enable	Tap-address strobe	
DQ	DRAM data I/O, Write mask		
DSF	Block-write enable Write-mask-register-load enable Color-register-load enable CAS-before-RAS (option reset)	Split-register transfer enable	
RAS	Row-address strobe	Row-address strobe	
SE			SQ output enable, QSF output enable
sc			Serial clock
SQ			Serial data output
TRG	DQ output enable	Transfer enable	
WE	Write enable		
QSF			Serial-register status
NC/GND	Make no external connection or tie to system GND		
v <sub>cc</sub> †	5-V supply		
v <sub>ss</sub> †	Ground		

<sup>†</sup> For proper device operation, all VCC pins must be connected to a 5-V supply and all VSS pins must be tied to ground.

#### pin definitions

#### address (A0-A8)

Eighteen address bits are required to decode one of 262144 storage cell locations. Nine row-address bits are set up on pins A0-A8 and latched onto the chip on the falling edge of RAS. Nine column-address bits are set up on pins A0-A8 and latched onto the chip on the first falling edge of CASx. All addresses must be stable on or before the falling edge of RAS and the first falling edge of CASx.

During the full-register transfer read operation, the states of A0-A8 are latched on the falling edge of RAS to select one of the 512 rows where the transfer will occur. At the first falling edge of CASx, the column-address bits A0-A8 are latched. The most significant column-address bit (A8) selects which half of the row will be transferred to the SAM. The appropriate 8-bit column address (A0-A7) selects one of 256 tap points (starting positions) for the serial data output.

During the split-register transfer read operation, address bit A7 is ignored at the falling edge of CASx. An internal counter selects which half of the register will be used. If the high half of the SAM is currently in use, the low half of the SAM is loaded with the low half of the DRAM half row, and vice versa. Column address (A8) selects the DRAM half row. The remaining seven address bits (A0-A6) are used to select 1 of 127 possible starting locations within the SAM. Locations 127 and 255 are not valid tap points.

#### row-address strobe (RAS)

RAS is similar to a chip enable, so that all DRAM cycles and transfer cycles are initiated by the falling edge of RAS. RAS is a control input that latches the states of the row address, WE, TRG, CASL, CASU, and DSF onto the chip to invoke DRAM and transfer read functions of the TMS55161.



#### column-address strobe (CASL, CASU)

CASL and CASU are control inputs that latch the states of the column address and DSF to control DRAM and transfer functions of the TMS55161. CASx also act as output enables for the DRAM output pins, DQ0-DQ15.

In DRAM operation, CASL enables data to be written to or read from the lower byte (DQ0-DQ7), and CASU enables data to be written to or from the upper byte (DQ8-DQ15).

In transfer operations, address bits A0-A8 are latched at the first falling edge of  $\overline{CASx}$  as the start position (tap) for the serial data output (SQ0-SQ15).

#### output enable/transfer select (TRG)

The TRG pin selects either DRAM or transfer operation as RAS falls. For DRAM operation, TRG must be held high as RAS falls. During DRAM operation, TRG functions as an output enable for the DRAM output pins, DQ0–DQ15. For transfer operation, TRG must be brought low before RAS falls.

#### write mask select, write enable (WE)

In DRAM operation,  $\overline{\text{WE}}$  enables data to be written to the DRAM.  $\overline{\text{WE}}$  is also used to select the DRAM write-per-bit mode of operation. Holding  $\overline{\text{WE}}$  low on the falling edge of  $\overline{\text{RAS}}$  invokes the write-per-bit operation. The TMS55161 supports both the nonpersistent write-per-bit mode and the persistent write-per-bit mode.

#### special function select (DSF)

The DSF input is latched on the falling edge of RAS or the first falling edge of CASx similar to an address. DSF determines which of the following functions are invoked on a particular cycle:

- CBR refresh with no reset (CBRN)
- CBR refresh with no reset and stop-point set (CBRS)
- Block write (BW, BWM)
- Loading write-mask register for the persistent write-per-bit mode (LMR)
- Loading color register for the block-write mode (LCR)
- Split-register transfer read (SRT)

#### DRAM data I/O, write mask data (DQ0-DQ15)

DRAM data is written or read through the common I/O DQ pins. The 3-state DQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state as long as either TRG or CASx is held high. Data does not appear at the outputs until after both CASx and TRG have been brought low. The write mask is latched into the device via the random DQ pins by the falling edge of RAS and is used on all write-per-bit cycles. In a transfer operation, the DQ outputs remain in the high-impedance state for the entire cycle.

#### serial data outputs (SQ0-SQ15)

Serial data is read from the SQ pins. The SQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. The serial outputs are in the high-impedance (floating) state as long as the serial enable pin,  $\overline{SE}$ , is high. The serial outputs are enabled when  $\overline{SE}$  is brought low.

#### serial clock (SC)

Serial data is accessed out of the data register from the rising edge of SC. The TMS55161 is designed to work with a wide range of clock duty cycles to simplify system design. There is no refresh requirement because the data registers that comprise the SAM are static. There is also no minimum SC operating frequency.



# TMS55161 262144 BY 16-BIT MULTIPORT VIDEO RAM

SMVS161A - OCTOBER 1993 - REVISED MAY 1994

#### serial enable (SE)

During serial-access operations,  $\overline{SE}$  is used as an enable/disable for the SQ outputs.  $\overline{SE}$  low enables the serial data output.  $\overline{SE}$  high disables the serial data output.  $\overline{SE}$  is also used as an enable/disable for output pin QSF.

IMPORTANT: While  $\overline{SE}$  is held high, the serial clock is not disabled. External SC pulses increment the internal serial-address counter regardless of the state of  $\overline{SE}$ . This ungated serial clock scheme minimizes access time of serial output from  $\overline{SE}$  low because the serial clock input buffer and the serial-address counter are not disabled by  $\overline{SE}$ .

#### special function output (QSF)

QSF is an output pin that indicates which half of the SAM is being accessed. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the serial register (SAM). When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM.

During full-register transfer operations, QSF can change state upon completing the cycle. This state is determined by the tap point loaded during the transfer cycle. The QSF output is enabled by  $\overline{SE}$ . If  $\overline{SE}$  is high, the QSF output will be in the high-impedance state.

## no connect/ground (NC/GND)

The NC/GND pin should be tied to system ground or left floating for proper device operation.



#### functional operation description

#### random access operation

**Table 3. DRAM Function Table** 

		RAS	ALL		CASx FALL	ADDF	RESS	DQ0-DQ15†		MNE	
FUNCTION	CASx‡	TRG	WE	DSF	DSF	RAS	CASx§	RAS	CASU CASU WE	CODE	
Reserved (do not use)	L	L	L	L	Х	Х	Х	Х	Х	_	
CAS-before-RAS refresh (no reset) and stop-point set¶	L	х	L	Н	х	Stop Point#	х	х	x	CBRS	
CAS-before-RAS refresh (option reset)	L	Х	Н	L	Х	Х	Х	Х	Х	CBR	
CAS-before-RAS refresh (no reset)*	L	х	Н	Н	х	X	Х	Х	×	CBRN	
DRAM write (nonmasked)	н	Н	н	L	L	Row Addr	Col Addr	x	Valid Data	RW	
DRAM write (nonpersistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM	
DRAM write (persistent write-per-bit)	н	н	L	L	L	Row Addr	Col Addr	х	Valid Data	RWM	
DRAM block write (nonmasked)	н	н	н	L	н	Row Addr	Block Addr A2-A8	x	Col Mask	BW	
DRAM block write (nonpersistent write-per-bit)	Н	н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	BWM	
DRAM block write (persistent write-per-bit)	Н	н	L	L	н	Row Addr	Block Addr A2-A8	x	Col Mask	вwм	
Load write-mask register □	Н	Н	Н	Н	L	Refresh Addr	х	х	Write Mask	LMR	
Load color register	Н	Н	Н	Н	Н	Refresh Addr	×	×	Color Data	LCR	

#### Legend:

( = Don't care

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled

‡ Logic L is selected when either or both CASL and CASU are low.

#A0-A3, A8: don't care; A4-A7: stop-point code

★CAS-before-RAS refresh (no reset) mode will not end persistent write-per-bit mode or stop-point mode.

<sup>†</sup> DQ0-DQ15 are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.

<sup>§</sup> The column address and block address are latched on the first falling edge of CASx.

TCBRS cycle should be performed immediately after the power-up initialization cycle.

II CAS-before-RAS refresh (option reset) mode will end persistent write-per-bit mode and stop-point mode.

<sup>□</sup> Load-write-mask-register cycle sets the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CAS-before-RAS (option reset) cycle.

# TMS55161 262144 BY 16-BIT MULTIPORT VIDEO RAM

SMVS161A - OCTOBER 1993 - REVISED MAY 1994

#### enhanced page mode

Enhanced-page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. This mode eliminates the time required for row-address setup, row-address hold, and address multiplex. The maximum RAS low time and the minimum CAS page cycle time are used to determine the number of columns that can be accessed.

Unlike conventional page-mode operations, the enhanced page mode allows the TMS55161 to operate at a higher data bandwidth. Data retrieval begins as soon as the column address is valid rather than when  $\overline{\text{CASx}}$  transitions low. A valid column address can be presented immediately after the row-address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CASx}}$ . In this case, data is obtained after  $t_{a(C)}$  max (access time from  $\overline{\text{CASx}}$  low) if  $t_{a(CA)}$  max (access time from column address) has been satisfied.

#### refresh

#### CAS-before-RAS refresh

CAS-before-RAS refreshes are accomplished by bringing either or both CASL and CASU low earlier than RAS. The external row address is ignored, and the refresh row address is generated internally. Three types of CBR refresh cycles are available. The CBR refresh (option reset) ends the persistent write-per-bit mode and the stop-point mode. The CBRN and CBRS refreshes (no reset) do not end the persistent write-per-bit mode or the stop-point mode. The 512 rows of the DRAM do not necessarily need to be refreshed consecutively as long as the entire refresh is completed within the required time period, t<sub>rf(MA)</sub>. The output buffers remain in the high-impedance state during the CAS-before-RAS refresh cycles regardless of the state of TRG.

#### hidden refresh

A hidden refresh is accomplished by holding both  $\overline{\text{CASL}}$  and  $\overline{\text{CASU}}$  low in the DRAM read cycle and cycling  $\overline{\text{RAS}}$ . The output data of the DRAM read cycle remains valid while the refresh is being carried out. Like the  $\overline{\text{CAS-before-RAS}}$  refresh, the refreshed row addresses are generated internally during the hidden refresh.

#### RAS-only refresh

A RAS-only refresh is accomplished by cycling RAS at every row address. Unless CASx and TRG are low, the output buffers remain in the high-impedance state to conserve power. Externally generated addresses must be supplied during RAS-only refresh. Strobing each of the 512 row addresses with RAS causes all bits in each row to be refreshed.



#### extended data output

The TMS55161 features extended data output during DRAM accesses. While RAS and TRG are low, the DRAM output remains valid even when CASx returns high. The output remains valid until WE is low, TRG is high, or both CASx and RAS are high. The extended-data-output mode functions in all read cycles including DRAM-read, page-mode-read, and read-modify-write cycles.




Figure 2. DRAM-Read Cycle With CASx-Controlled Output

# extended data output (continued) RAS CASx Column Column 8A-0A ta(CP) ta(CA) ta(C) ta(C) th(CLQ) ta(CA) -Valid Output **Valid Output** DQ0-DQ15 TRG

Figure 3. DRAM-Page-Read Cycle With Extended Output

#### byte operation

Byte operation can be applied in DRAM read cycles, write cycles, block-write cycles, load-write-mask-register cycles and load-color-register cycles. In byte operation, the column address (A0–A8) is latched at the first falling edge of  $\overline{CASL}$ . In read cycles,  $\overline{CASL}$  enables the lower byte (DQ0–DQ7) and  $\overline{CASU}$  enables the upper byte (DQ8–DQ15) (see Figure 4).




Figure 4. Example of a Byte-Read Cycle

#### byte operation (continued)

In byte-write operation,  $\overline{CASL}$  enables data to be written to the lower byte (DQ0-DQ7) and  $\overline{CASU}$  enables data to be written to the upper byte (DQ8-DQ15). In an early-write cycle,  $\overline{WE}$  is brought low prior to both  $\overline{CASx}$  signals. Data setup and hold times for DQ0-DQ15 are referenced to the first falling edge of  $\overline{CASx}$  (see Figure 5).




Figure 5. Example of an Early-Write Cycle

#### byte operation (continued)

For late-write or read-modify-write cycles,  $\overline{\text{WE}}$  is brought low after either or both  $\overline{\text{CASL}}$  and  $\overline{\text{CASU}}$  fall. The data is strobed in with data setup and hold times for DQ0 – DQ15 referenced to  $\overline{\text{WE}}$  (see Figure 6).




Figure 6. Example of a Late-Write Cycle

#### write-per-bit

The write-per-bit feature allows masking any combination of the 16 DQs on any write cycle. The write-per-bit operation is invoked when  $\overline{\text{WE}}$  is held low on the falling edge of  $\overline{\text{RAS}}$ . If  $\overline{\text{WE}}$  is held high on the falling edge of  $\overline{\text{RAS}}$ , the write operation is performed without any masking. The TMS55161 offers two write-per-bit modes: the nonpersistent write-per-bit and the persistent write-per-bit.

#### nonpersistent write-per-bit

When  $\overline{\text{WE}}$  is low on the falling edge of  $\overline{\text{RAS}}$ , the write mask is reloaded. A 16-bit binary code (the write-per-bit mask) is input to the device via the DQ pins and latched on the falling edge of  $\overline{\text{RAS}}$ . The write-per-bit mask selects which of the 16 I/Os are to be written and which are not. After  $\overline{\text{RAS}}$  has latched the on-chip write-per-bit mask, input data is driven onto the DQ pins and is latched on either the first falling edge of  $\overline{\text{CASx}}$  or the falling edge of  $\overline{\text{WE}}$ , whichever occurs later.  $\overline{\text{CASL}}$  enables the lower byte (DQ0-DQ7) to be written through the mask and  $\overline{\text{CASU}}$  enables the upper byte (DQ8-DQ15) to be written through the mask. If a data low (write mask = 0) is strobed into a particular I/O pin on the falling edge of  $\overline{\text{RAS}}$ , data is written to that I/O. If a data high (write mask = 1) is strobed into a particular I/O pin on the falling edge of  $\overline{\text{RAS}}$ , data is written to that I/O (see Figure 7).




Figure 7. Example of a Nonpersistent Write-Per-Bit (Late-Write) Operation

#### persistent write-per-bit

The persistent write-per-bit mode is initiated only by performing a load-write-mask-register cycle first. In the persistent write-per-bit mode, the write-per-bit mask is not overwritten but remains valid over an arbitrary number of write cycles until another LMR cycle is performed or power is removed.

The load-write-mask-register cycle is performed using DRAM write-cycle timing except DSF is held high on the falling edge of RAS and held low on the first falling edge of CASx. A binary code is input to the write-mask register via the random I/O pins and latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. Byte-write control can be applied to the write mask during the load-write-mask-register cycle. The persistent write-per-bit mode can then be used in exactly the same way as the nonpersistent write-per-bit mode except that the input data on the falling edge of RAS is ignored. When the device is set to the persistent write-per-bit mode, it remains in this mode and is reset only by a CAS-before-RAS refresh with option reset cycle (see Figure 8).




Figure 8. Example of a Persistent Write-Per-Bit Operation

#### block write

The block-write feature allows up to 64 bits of data to be written simultaneously to one row of the memory array. This function is implemented as (4 columns × 4 DQs) repeated in four quadrants. In this manner, each of the four one-megabit quadrants can have up to four consecutive columns written at a time with up to four DQs per column (see Figure 9).




Figure 9. Block-Write Operation

Each one-megabit quadrant has a 4-bit column mask to mask off any or all of the four columns from being written with data. Nonpersistent write-per-bit or persistent write-per-bit functions can be applied to the block-write operation to provide write masking options. The DQ data is provided by four bits from the on-chip color register. Bits 0-3 from the 16-bit write-mask register, bits 0-3 from the 16-bit column-mask register, and bits 0-3 from the 16-bit color-data register configure the block write for the first quadrant, while bits 4-7, 8-11, and 12-15 of the corresponding registers control the other quadrants in a similar fashion (see Figure 10).



block write (continued)




Figure 10. Block Write With Masks



#### block write (continued)

Every four columns make a block, which makes 128 blocks along one row. Block 0 comprises columns 0-3, block 1 comprises columns 4-7, block 2 comprises columns 8-11, etc., as shown in Figure 11.




Figure 11. Block Columns Organization

During block-write cycles, only the seven most significant column addresses (A2-A8) are latched on the first falling edge of  $\overline{\text{CASx}}$  to decode one of the 128 blocks. Address bits A0-A1 are ignored. Each one-megabit quadrant has the same block selected.

A block-write cycle is entered in a manner similar to a DRAM write cycle except DSF is held high on the first falling edge of  $\overline{CASx}$ . As in a DRAM write operation,  $\overline{CASL}$  and  $\overline{CASU}$  enable the corresponding lower and upper DRAM DQ bytes to be written, respectively. The column-mask data is input via the DQs and is latched on either the first falling edge of  $\overline{CASx}$  or the falling edge of  $\overline{WE}$ , whichever occurs later. The 16-bit color-data register must be loaded prior to performing a block write as described below. Refer to the write-per-bit section for details on use of the write-mask capability allowing additional performance options.

#### Example of block write:

block-write column address = 110000000 (A0-A8 from left to right)

	bit 0			bit 15
color-data register	= 1011	1011	1100	0111
write-mask register	= 1110	1111	1111	1011
column-mask register	= 1111	0000	0111	1010
	1st	2nd	3rd	4th
	Quad	Quad	Quad	Quad

Column-address bits A0 and A1 are ignored. Block 0 (columns 0-3) is selected for each one-megabit quadrant. The first quadrant has DQ0-DQ2 written with bits 0-2 from the color-data register (101) to all four columns of block 0. DQ3 is not written and retains its previous data due to the write-mask-register bit 3 being a 0.

The second quadrant (DQ4-DQ7) has all four columns masked off due to the column mask bits 4-7 being 0, so that no data is written.

The third quadrant (DQ8-DQ11) has its four DQs written with bits 8-11 from the color-data register (1100) to columns 1-3 of its block 0. Column 0 is not written and retains its previous data on all four DQs due to the column mask-register bit 8 being 0.

The fourth quadrant (DQ12-DQ15) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the color-data register to column 0 and column 2 of its block 0. DQ13 retains its previous data on all columns due to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous data for the quadrant was all 0s, the fourth quadrant would contain the data pattern shown in Figure 12 after the block-write operation shown in the previous example.



#### block write (continued)





Figure 12. Example of Fourth Quadrant After a Block-Write Operation

#### load color register

The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high on the falling edges of RAS, CASL, and CASU. The color register is loaded from pins DQ0 -DQ15, which are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. If only one CASx is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains data until power is lost or until another load-color-register cycle is performed (see Figure 13 and Figure 14).



#### Legend:


- Refresh address 1.
- Row address
- Block address (A2-A8) is latched on the first falling edge of CASx.
- Color-register data
- Write-mask data: DQ0-DQ15 are latched on the falling edge of RAS.
- Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.

= don't care

Figure 13. Example of Block Writes



#### load color register (continued)



#### Legend:

- 1. Refresh address
- 2. Row address
- 3. Block address (A2-A8) is latched on the first falling edge of CASx.
- 4. Color-register data
- Write-mask data: DQ0 DQ15 are latched on the falling edge of CASx.
- Column-mask data: DQi-DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of <del>CASx</del> or the falling edge of <del>WE</del>, whichever occurs later.

= don't care

Figure 14. Example of a Persistent Block Write

#### **DRAM-to-SAM transfer operation**

During the DRAM-to-SAM transfer operation, one half of a row (256 columns) in the DRAM array is selected to be transferred to the 256-bit serial-data register. The transfer operation is invoked by bringing TRG low and holding WE high on the falling edge of RAS. The state of DSF, which is latched on the falling edge of RAS, determines whether the full-register transfer read operation or the split-register transfer read operation will be performed.

**Table 4. SAM Function Table** 

FUNCTION	RAS FALL			CASx FALL	ADDRESS		DQ0-	-DQ15	MNE	
FUNCTION	CASx†	TRG	WE	DSF	DSF	RAS	CASx	RAS	CASx WE	CODE
Full-register transfer read	н	L	н	L	х	Row Addr	Tap Point	х	х	RT
Split-register transfer read	н	L	Н	н	х	Row Addr	Tap Point	x	×	SRT

<sup>†</sup> Logic L is selected when either or both CASL and CASU are low.

X = don't care



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

#### full-register transfer read

A full-register transfer read operation loads data from a selected half of a row in the DRAM into the SAM.  $\overline{TRG}$  is brought low and latched at the falling edge of  $\overline{RAS}$ . Nine row-address bits (A0-A8) are also latched at the falling edge of  $\overline{RAS}$  to select one of the 512 rows available for the transfer. The nine column-address bits (A0-A8) are latched at the first falling edge of  $\overline{CASx}$ , where address bit A8 selects which half of the row is transferred. Address bits A0-A7 select one of the SAM's 256 available tap points from which the serial data is read out (see Figure 15).




Figure 15. Full-Register Transfer Read

A full-register transfer read can be performed in three ways: early load, real-time load (or midline load), or late load. Each of these offers the flexibility of controlling the TRG trailing edge in the full-register transfer read cycle (see Figure 16).




Figure 16. Example of Full-Register Transfer Read Operations

#### split-register transfer read

In the split-register transfer read operation, the serial-data register is split into halves. The low half contains bits 0-127, and the high half contains bits 128-255. While one half is being read out of the SAM port, the other half can be loaded from the memory array.





Figure 17. Split-Register Transfer Read

To invoke a split-register transfer read cycle, DSF is brought high, TRG is brought low, and both are latched at the falling edge of RAS. Nine row-address bits (A0-A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. Eight of the nine column-address bits (A0-A6 and A8) are latched at the first falling edge of CASx. Column-address bit A8 selects which half of the row is to be transferred. Column-address bits A0-A6 select one of the 127 tap points in the specified half of the SAM. Column-address bit A7 is ignored, and the split-register transfer is internally controlled to select the inactive register half.



<sup>†</sup> A7 shown is internally controlled.

Figure 18. Example of a Split-Register Transfer Read Operation

A full-register transfer read must precede the first split-register transfer read to ensure proper operation. After the full-register transfer read cycle, the first split-register transfer read can follow immediately without any minimum SC clock requirement.



#### split-register transfer read (continued)

QSF indicates which half of the register is being accessed during serial-access operation. When QSF is low, the serial-address pointer is accessing the lower (least significant) 128 bits of the SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon completing a full-register transfer read cycle. The tap point loaded during the current transfer cycle determines the state of QSF. QSF also changes state when a boundary between two register halves is reached.




Figure 19. Example of a Split-Register Transfer Read After a Full-Register Transfer Read




Figure 20. Example of Successive Split-Register Transfer Read Operations



#### serial-read operation

The serial-read operation can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during transfer operations. Serial data can be read from the SAM by clocking SC starting at the tap point loaded by the preceding transfer cycle, proceeding sequentially to the most significant bit (bit 255), and then wrapping around to the least significant bit (bit 0), as shown in Figure 21.




Figure 21. Serial Pointer Direction for Serial Read

For split-register transfer read operation, serial data can be read out from the active half of the SAM by clocking SC starting at the tap point loaded by the preceding split-register transfer cycle. The serial pointer then proceeds sequentially to the most-significant bit of the half, bit 127 or bit 255. If there is a split-register transfer read to the inactive half during this period, the serial pointer points next to the tap point location loaded by that split-register transfer (see Figure 22).




Figure 22. Serial Pointer for Split-Register Read - Case I

If there is no split-register transfer read to the inactive half during this period, the serial pointer points next to the least significant bit of the inactive half (bit 128 or bit 0) (see Figure 23).




Figure 23. Serial Pointer for Split-Register Read - Case II

#### split-register programmable stop point

The TMS55161 offers programmable stop-point mode for split-register transfer read operation. This mode can be used to improve 2-D drawing performance in a nonscanline data format.

In split-register transfer read operation, the stop point is defined as a register location at which the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM. While in stop-point mode, the SAM is divided into partitions whose length is programmed via row addresses A4–A7 in a CAS-before-RAS set (CBRS) cycle. The last serial-address location of each partition is the stop point (see Figure 24).




Figure 24. Example of the SAM With Partitions




#### split-register programmable stop point (continued)

Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is performed by holding CASx and WE low and DSF high on the falling edge of RAS. The falling edge of RAS also latches row addresses A4-A7, which are used to define the SAM's partition length. The other row-address inputs are don't care. Stop-point mode should be initiated after the initialization cycles have been performed (see Table 5).

MAXIMUM	A	DDRESS	AT RAS	S IN CB	RS CYC	LE	NUMBER OF	OTOR ROBEL GOATIONS		
PARTITION LENGTH	A8	A7	A6	A5	A4	A0-A3	PARTITIONS	STOP-POINT LOCATIONS		
16	×	L	L	L	L	х	16	15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255		
32	X	L	L	L	Н	X	8	31, 63, 95, 127, 159, 191, 223, 255		
64	Х	L	L	Н	Н	X	4	63, 127, 191, 255		
128 (default)	х	L	Н	н	н	х	2	127, 255		

**Table 5. Programming Code for Stop-Point Mode** 

In stop-point mode, the tap point loaded during the split-register transfer read cycle determines in which SAM partition the serial output begins and at which stop point the serial output stops coming from one half of the SAM and switches to the opposite half of the SAM (see Figure 25).






Figure 25. Example of Split-Register Operation With Programmable Stop Points

#### 256-/512-bit compatibility of split-register programmable stop point

The stop-point mode is designed to be compatible both for 256-bit SAM and 512-bit SAM devices. After the CBRS cycle is initiated, the stop-point mode becomes active. In the stop-point mode, and only in the stop-point mode, the column-address bits AY7 and AY8 are internally swapped to assure the compatibility (see Figure 26). This address-bit swap applies to the column address, and it is effective for all DRAM and transfer cycles. For example, during the split-register transfer cycle with stop point, column-address bit AY8 is a don't care and AY7 decodes the DRAM row half for the split-register transfer. During stop-point mode, a CAS-before-RAS option reset (CBR) cycle is not recommended because it ends the stop-point mode and restores address bits AY7 and AY8 to their normal function. Consistent use of CBR cycles ensures that the TMS55161 remains in normal mode.




Figure 26. DRAM-to-SAM Mapping, Nonstop Point Versus Stop Point

IMPORTANT: For proper device operation in a split-register stop-point mode, a CBRS cycle should be initiated right after the power-up initialization cycles have been performed.

#### power up

To achieve proper device operation, an initial pause of 200  $\mu s$  is required after power up followed by a minimum of eight  $\overline{RAS}$  cycles or eight  $\overline{CAS}$ -before- $\overline{RAS}$  cycles to initialize the DRAM port. A full-register transfer read cycle and two SC cycles are needed to initialize the SAM port.

After initialization, the internal state of the TMS55161 is as follows:

	STATE AFTER INITIALIZATION					
QSF	Defined by the transfer cycle during initialization					
Write mode	Nonpersistent mode					
Write mask register	Undefined					
Color register	Undefined					
Serial-register tap point	Defined by the transfer cycle during initialization					
SAM port	Output mode					

### 

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VSS	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		8.0	V
TA	Operating free-air temperature	0		70	ů

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

# TMS55161 262144 BY 16-BIT MULTIPORT VIDEO RAM

SMVS161A - OCTOBER 1993 - REVISED MAY 1994

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SAM	'55161-60		'5516	1-70	'5516	1-80	
	PARAMETER	TEST CONDITIONS†	PORT	MIN MA	XX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -1 mA		2.4		2.4		2.4		٧
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 mA		(	0.4		0.4		0.4	٧
lį	Input current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 V to 5.8 V, All other pins at 0 V to V <sub>CC</sub>		±	10		±10		±10	μА
Ю	Output current (leakage)	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>CC</sub> See Note 3		±	10		±10		±10	μΑ
ICC1	Operating current ‡	See Note 4	Standby	1	80		165		150	mA
ICC1A	Operating current ‡	t <sub>C(SC)</sub> = MIN	Active	2	25		205		185	mA
lCC2	Standby current	All clocks = V <sub>CC</sub>	Standby		5		5		5	mA
ICC2A	Standby current	t <sub>c(SC)</sub> = MIN	Active		70		65		60	mA
lCC3	RAS-only refresh current	See Note 4	Standby	1	во		165		150	mA
ICC3A	RAS-only refresh current	t <sub>C(SC)</sub> = MIN, See Note 4	Active	2	25		205		185	mA
ICC4	Page-mode current‡	t <sub>C(P)</sub> = MIN, See Note 5	Standby	1	40		140		120	mA
ICC4A	Page-mode current‡	t <sub>C(SC)</sub> = MIN, See Note 5	Active	1	85		185		165	mA
lCC5	CAS-before-RAS current	See Note 4	Standby	1	80		165		150	mA
CC5A	CAS-before-RAS current	t <sub>C</sub> (SC) = MIN, See Note 4	Active	2	25		205		185	mA
lCC6	Data-transfer current	See Note 4	Standby	2	00		180		160	mA
ICC6A	Data-transfer current	t <sub>C</sub> (SC) = MIN	Active	2	50		225		200	mA

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

NOTES: 3. SE is disabled for SQ output leakage tests.

<sup>4.</sup> Measured with one address change while  $\overline{RAS} = V_{IL}$ .  $t_{c(rd)}$ ,  $t_{c(W)}$ ,  $t_{c(TRD)} = MIN$ .

<sup>5.</sup> Measured with one address change while CASx = VIH

#### capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	6	pF
C <sub>i(RC)</sub>	Input capacitance, address strobe inputs	7	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	7	pF
C <sub>i(SC)</sub>	Input capacitance, serial clock	7	pF
C <sub>i(SE)</sub>	Input capacitance, serial enable	7	pF
C <sub>i(DSF)</sub>	Input capacitance, special function	7	pF
C <sub>i(TRG)</sub>	Input capacitance, transfer register input	7	pF
C <sub>o(O)</sub>	Output capacitance, SQ and DQ	7	pF
Co(QSF)	Output capacitance, QSF	9	pF

NOTE 6:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , and the bias on pins under test is 0 V.

#### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

PARAMETER		TEST CONDITIONS <sup>†</sup>	ALT. SYMBOL	'55161-60		'55161-70		'55161-80		
				MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from CASx	td(RLCL) = MAX	<sup>‡</sup> CAC		17		20		20	ns
<sup>t</sup> a(CA)	Access time from column address	t <sub>d(RLCL)</sub> = MAX	taa		30		35	Ì	40	ns
ta(CP)	Access time from CASx high	t <sub>d</sub> (RLCL) = MAX	<sup>t</sup> CPA		35		40		45	ns
<sup>t</sup> a(R)	Access time from RAS	td(RLCL) = MAX	t <sub>RAC</sub>		60		70		80	ns
ta(G)	Access time of DQ from TRG low		<sup>t</sup> OEA		15		20		20	ns
<sup>t</sup> a(SQ)	Access time of SQ from SC high	C <sub>L</sub> = 30 pF	<sup>†</sup> SCA		15		20		25	ns
ta(SE)	Access time of SQ from SE low	C <sub>L</sub> = 30 pF	<sup>t</sup> SEA		12		15		20	ns
<sup>t</sup> dis(CH)	Disable time, random output from CASx high (see Note 8)	C <sub>L</sub> = 50 pF	<sup>t</sup> OFF	0	15	0	20	0	20	ns
<sup>t</sup> dis(RH)	Disable time, random output from RAS high (see Note 8)	C <sub>L</sub> = 50 pF		0	15	0	20	0	20	ns
<sup>t</sup> dis(G)	Disable time, random output from TRG high (see Note 8)	C <sub>L</sub> = 50 pF	<sup>t</sup> OEZ	0	15	0	20	0	20	ns
<sup>t</sup> dis(WL)	Disable time, random output from WE low (see Note 8)	C <sub>L</sub> = 30 pF	tWEZ	0	15	0	20	0	20	ns
<sup>t</sup> dis(SE)	Disable time, serial output from SE high (see Note 8)	C <sub>L</sub> = 30 pF	<sup>t</sup> SEZ	0	10	0	15	0	20	ns

† Measured with outputs open. For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

NOTES: 7. Switching times for RAM port output are measured with a load equivalent to 1 TTL load and 50 pF. Data out reference level: VOH / VOL = 2 V/0.8 V. Switching times for SAM port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial data out reference level:  $V_{OH} / V_{OL} = 2 V/0.8 V$ .

8. tdis(CH), tdis(RH), tdis(G), tdis(WL), and tdis(SE) are specified when the output is no longer driven.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature $\!\!\!\!\!^{\dagger}$

		ALT.	'551	'55161-60		'55161-70		'55161-80	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> c(rd)	Cycle time, read	tRC	110		130		150		ns
t <sub>c</sub> (W)	Cycle time, write	twc	110		130		150		ns
tc(rdW)	Cycle time, read-modify-write	tRMW	150		175		200		ns
t <sub>C</sub> (P)	Cycle time, page-mode read, write	tPC	30		30		35		ns
t <sub>c</sub> (RDWP)	Cycle time, page-mode read-modify-write	tPRMW	80		90		100		ns
tc(TRD)	Cycle time, transfer read	tRC	110		130		150		ns
t <sub>c</sub> (SC)	Cycle time, serial clock (see Note 9)	tscc	18		22		30		ns
tw(CH)	Pulse duration, CASx high	tCPN	10		10		10		ns
<sup>t</sup> w(CL)	Pulse duration, CASx low (see Note 10)	tCAS	10	10 000	10	10 000	20	10 000	ns
<sup>t</sup> w(RH)	Pulse duration, RAS high	t <sub>RP</sub>	40		50		60		ns
<sup>t</sup> w(RL)	Pulse duration, RAS low (see Note 11)	tRAS	60	10 000	70	10 000	80	10 000	ns
tw(WL)	Pulse duration, WE low	twp	10		10		15		ns
tw(TRG)	Pulse duration, TRG low		15		20		20		ns
tw(SCH)	Pulse duration, SC high (see Note 9)	tsc	5		8		10		ns
tw(SCL)	Pulse duration, SC low (see Note 9)	tSCP	5		8		10		ns
tw(GH)	Pulse duration, TRG high	tтр	20		20		20		ns
tw(RL)P	Pulse duration, RAS low (page mode)	tRASP	60	100 000	70	100 000	80	100 000	ns
t <sub>su(CA)</sub>	Setup time, column address before CASx low	tASC	0		0		0		ns
t <sub>su(SFC)</sub>	Setup time, DSF before CASx low	tFSC	0		0		0		ns
t <sub>su(RA)</sub>	Setup time, row address before RAS low	tASR	0		0		0		ns
t <sub>su</sub> (WMR)	Setup time, WE before RAS low	twsn	0		0		0		ns
t <sub>su(DQR)</sub>	Setup time, DQ before RAS low	tMS	0		0		0		ns
t <sub>su</sub> (TRG)	Setup time, TRG high before RAS low	tTHS	0		0		0		ns
t <sub>su(SFR)</sub>	Setup time, DSF low before RAS low	tFSR	0		0		0		ns
t <sub>su</sub> (DCL)	Setup time, data valid before CASx low	tDSC	0		0		0		ns
t <sub>su(DWL)</sub>	Setup time, data valid before WE low	tDSW	0		0		0		ns
t <sub>su(rd)</sub>	Setup time, read command, $\overline{\text{WE}}$ high before $\overline{\text{CASx}}$ low	tRCS	0		0		0		ns
t <sub>su</sub> (WCL)	Setup time, early write command, WE low before CASx low	twcs	0		0		0		ns
t <sub>su</sub> (WCH)	Setup time, WE low before CASx high, write	tcwL	15		15		20		ns
t <sub>su</sub> (WRH)	Setup time, WE low before RAS high, write	tRWL	15		15		20		ns
th(CLCA)	Hold time, column address after CASx low	<sup>t</sup> CAH	10		10		15		ns
th(SFC)	Hold time, DSF after CASx low	<sup>t</sup> CFH	10		10		15		ns
th(RA)	Hold time, row address after RAS low	tRAH	10		10		10		ns

 $<sup>\</sup>ensuremath{^{\dagger}}$  Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. Cycle time assumes  $t_{\tilde{t}} = 3$  ns.



<sup>10.</sup> In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CASx low time [tw(CL)].

<sup>11.</sup> In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [tw(RL)].

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)†

		ALT.	'5516	'55161-60		'55161-70		'55161-80	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> h(TRG)	Hold time, TRG after RAS low	tтнн	10		10		10		ns
th(RWM)	Hold time, write mask after RAS low	tRWH	10		10		10		ns
th(RDQ)	Hold time, DQ after RAS low (write-mask operation)	tMH	10		10		10		ns
th(SFR)	Hold time, DSF after RAS low	tRFH	10	·	10		10		ns
<sup>t</sup> h(RLCA)	Hold time, column address valid after RAS low (see Note 12)	<sup>t</sup> AR	30		30		35		ns
th(CLD)	Hold time, data valid after CASx low	tDH	15		15		15		ns
<sup>t</sup> h(RLD)	Hold time, data valid after RAS low (see Note 12)	tDHR	35		35		35		ns
th(WLD)	Hold time, data valid after WE low	tDH	15		15		15		ns
<sup>t</sup> h(CHrd)	Hold time, read, WE high after CASx high (see Note 13)	<sup>t</sup> RCH	0		0		0		ns
<sup>t</sup> h(RHrd)	Hold time, read, WE high after RAS high (see Note 13)	tRRH	0		0		0		ns
th(CLW)	Hold time, write, WE low after CASx low	twcH	10		15		15		ns
th(RLW)	Hold time, write, WE low after RAS low (see Note 12)	twcr	30		35		35		ns
th(WLG)	Hold time, TRG high after WE low (see Note 14)	<sup>t</sup> OEH	10		10		10		ns
th(SHSQ)	Hold time, SQ valid after SC high	tson	4		5		5	***************************************	ns
<sup>t</sup> h(RSF)	Hold time, DSF after RAS low	tFHR	30		30		35		ns
th(CLQ)	Hold time, output valid after CASx low	tDHC	4		5		5		ns
•	200	tcsH	53		60		80	<del>71 W. C.</del>	
td(RLCH)	Delay time, RAS low to CASx high  See Note 15	<sup>t</sup> CHR	10		10		15		ns
td(CHRL)	Delay time, CASx high to RAS low	tCRP	0		0		0		ns
td(CLRH)	Delay time, CASx low to RAS high	t <sub>RSH</sub>	17		20		20		ns
td(CLWL)	Delay time, CASx low to WE low (see Notes 16 and 17)	tcwp	37		45		45		ns
td(RLCL)	Delay time, RAS low to CASx low (see Note 18)	†RCD	20	43	20	50	20	60	ns
td(CARH)	Delay time, column address valid to RAS high	†RAL	30		35		40		ns
td(CACH)	Delay time, column address valid to CASx high	†CAL	30		35		40		ns
<sup>t</sup> d(RLWL)	Delay time, RAS low to WE low (see Note 16)	tRWD	80		95		105		ns
巾(CAWL)	Delay time, column address valid to WE low (see Note 16)	†AWD	50		60		65		ns
ધ(CLRL)	Delay time, CASx low to RAS low (see Note 15)	tCSR	0		0		0		ns
td(RHCL)	Delay time, RAS high to CASx low (see Note 15)	tRPC	0		0		0		ns
td(CLGH)	Delay time, CASx low to TRG high for DRAM read cycles		17		20		20		ns
td(GHD)	Delay time, TRG high before data applied at DQ	<sup>‡</sup> OED	10		15		15		ns

 $\ensuremath{^{\dagger}}$  Timing measurements are referenced to VIL max and VIH min.

NOTES: 12. The minimum value is measured when t<sub>d(RLCL)</sub> is set to t<sub>d(RLCL)</sub> min as a reference.

13. Elther t<sub>h(RHrd)</sub> or t<sub>h(CHrd)</sub> must be satisfied for a read cycle.

14. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.

15. CAS-before-RAS refresh operation only

- 16. Read-modify-write operation only
- 17. TRG must disable the output buffers prior to applying data to the DQ pins.
- 18. The maximum value is specified only to assure RAS access time.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded) $\!\!\!^{\dagger}$

		ALT.	'55161-60		'55161-70		'55161-80		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
td(RLTH)	Delay time, RAS low to TRG high (see Note 19)	t <sub>RTH</sub>	50		55		60		ns
<sup>t</sup> d(RLSH)	Delay time, $\overline{RAS}$ low to first SC high after $\overline{TRG}$ high (see Note 20)	<sup>t</sup> RSD	65		70		80		ns
td(RLCA)	Delay time, RAS low to column address valid	tRAD	15	30	15	35	15	40	ns
<sup>t</sup> d(GLRH)	Delay time, TRG low to RAS high	<sup>t</sup> ROH	10		15		15		ns
td(CLSH)	Delay time, CASx low to first SC high after TRG high (see Note 20)	tCSD	20		20		25		ns
td(SCTR)	Delay time, SC high to TRG high (see Notes 19 and 20)	tTSL	5		5		5		ns
td(THRH)	Delay time, TRG high to RAS high (see Note 19)	tTRD	-10		-10		-10		ns
섭(THRL)	Delay time, TRG high to RAS low (see Note 21)	tTRP	40		50		60		ns
td(THSC)	Delay time, TRG high to SC high (see Note 19)	tTSD	10		10		15		ns
<sup>t</sup> d(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register transfer read cycles		15		20		20		ns
ಠ(CLTH)	Delay time, CASx low to TRG high in real-time transfer read cycles	tстн	15		15		15		ns
td(CASH)	Delay time, column address to first SC in early-load transfer read cycles	<sup>t</sup> ASD	25		25		30		ns
td(CAGH)	Delay time, column address to TRG high in real-time transfer read cycles	<sup>t</sup> ATH	20	:	20		20		ns
td(DCL)	Delay time, data to CASx low	tDZC	0		0		0		ns
탭(DGL)	Delay time, data to TRG low	tDZO	0		0		0		ns
<sup>t</sup> d(MSRL)	Delay time, last (most significant) rising edge of SC to RAS low before boundary switch during split-register transfer read cycles		15		20		20		ns
td(SCQSF)	Delay time, last (127 or 255) rising edge of SC to QSF switching at the boundary during split-register transfer read cycles (see Note 22)	tsQD		20		25		30	ns
냅(CLQSF)	Delay time, CASx low to QSF switching in transfer read cycles (see Note 22)	tCQD		25		30		35	ns
td(GHQSF)	Delay time, TRG high to QSF switching in transfer read cycles (see Note 22)	tταρ		20		25		30	ns
네(RLQSF)	Delay time, RAS low to QSF switching in transfer read cycles (see Note 22)	<sup>t</sup> RQD		65		70		75	ns
<sup>t</sup> rf(MA)	Refresh time interval, memory	tREF		8		8		8	ms
t <sub>t</sub>	Transition time	ŧт	3	50	3	50	3	50	ns

<sup>†</sup> Timing measurements are referenced to VIL max and VIH min.

- NOTES: 19. Real-time load transfer read or late-load transfer read cycle only
  - 20. Early-load transfer read cycle only
  - 21. Full-register (read) transfer cycles only
  - 22. Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF and output reference level is VOH / VOL = 2 V/0.8 V.



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

#### PARAMETER MEASUREMENT INFORMATION




Figure 27. Read-Cycle Timing With CASx-Controlled Output

## PARAMETER MEASUREMENT INFORMATION




Figure 28. Read-Cycle Timing With RAS-Controlled Output




Figure 29. Early-Write-Cycle Timing

Table 6. Early-Write-Cycle State Table

CYCLE		STATE			
CTOLE	1	2	3		
Write operation (nonmasked)	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data		
Write operation with persistent write-per-bit	L	Don't care	Valid data		







Figure 30. Late-Write-Cycle Timing (Output-Enable-Controlled Write)

Table 7. Late-Write-Cycle State Table


CYCLE		STATE			
	1	2	3		
Write operation (nonmasked)	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data		
Write operation with persistent write-per-bit	L	Don't care	Valid data		





<sup>†</sup> Load-write-mask-register cycle will put the device into the persistent write-per-bit mode.

Figure 31. Load-Write-Mask-Register-Cycle Timing (Early-Write Load)



<sup>†</sup> Load-write-mask-register cycle will put the device into the persistent write-per-bit mode.

Figure 32. Load-Write-Mask-Register-Cycle Timing (Late-Write Load)







Figure 33. Read-Write/Read-Modify-Write-Cycle Timing

Table 8. Read-Write/Read-Modify-Write-Cycle State Table

CYCLE		STATE			
CYCLE	1	2	3		
Write operation (nonmasked)	Н	Don't care	Valid data		
Write operation with nonpersistent write-per-bit	L	Write mask	Valid data		
Write operation with persistent write-per-bit	L	Don't care	Valid data		



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443




 $<sup>\</sup>dagger$  Access time is  $t_{a(CP)}$  or  $t_{a(CA)}$  dependent.

Figure 34. Enhanced-Page-Mode Read-Cycle Timing

<sup>‡</sup> Output can go from the high-impedance state to an invalid data state prior to the specified access time.

NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CASx to select the desired write mode (normal, block write, etc.).



† Referenced to the first falling edge of CASx or the falling edge of WE, whichever occurs later


NOTE A: A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write feature is used. If the early write cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 35. Enhanced-Page-Mode Write-Cycle Timing Table 9. Enhanced-Page-Mode Write-Cycle State Table

CYCLE	STATE				
OTOLE	1	2	3	4	5
Write operation (nonmasked)	L	L	Н	Don't care	Valid data
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data
Load-write mask on either the first falling edge of CASx or the falling edge of WE, whichever occurrs later.‡	Н	L	н	Don't care	Write mask

Load-write-mask-register cycle will set the device to the persistent write-per-bit mode. Column address at the falling edge of CASx is a don't care during this cycle.





† Output can go from the high-impedance to an invalid data state prior to the specified access time.

NOTE A: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 36. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing Table 10. Enhanced-Page-Mode Read-Modify-Write-Cycle State Table

0.0.0	STATE					
CYCLE	1	2	3	4	5	
Write operation (nonmasked)	L	L	Н	Don't care	Valid data	
Write operation with nonpersistent write-per-bit	L	L	L	Write mask	Valid data	
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data	
Load write mask on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.‡	Н	L	Н	Don't care	Write mask	

<sup>‡</sup> Load-write-mask cycle will set the device to the persistent write-per-bit mode. Column address at the falling edge of CASx is a don't care during this cycle.



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

44




Figure 37. Enhanced-Page-Mode Read/Write-Cycle Timing

 $<sup>^\</sup>dagger$  Access time is  $t_{a(CA)}$  dependent.  $^\ddagger$  Output can go from the high-impedance state to an invalid data state prior to the specified access time.




Figure 38. Load-Color-Register-Cycle Timing (Early-Write Load)






Figure 39. Load-Color-Register-Cycle Timing (Late-Write Load)

#### PARAMETER MEASUREMENT INFORMATION tw(RL) RAS - tw(RH) ▶ td(RLCH) |← tt td(CLRH) td(RLCL 네(CHRL) → td(CHRL) tw(CL) CASx tw(CH) d(RLCA th(RLCA) td(RLCA) td(CARH) t<sub>su(RA)</sub> td(CACH) t<sub>su(CA)</sub> th(RA) Row 8A-0A th(RSF) **Block Address** A2-A8 tsu(SFR) → tsu(SFC) th(SFR) th(SFC) DSF th(TRG) tsu(TRG) → TRG t<sub>su(WCH)</sub> th(RWM) t<sub>su(WRH)</sub> t<sub>su(WMR)</sub> → tsu(WCL) th(CLW)

Figure 40. Block-Write-Cycle Timing (Early Write)

3

th(CLD)

t<sub>h(RLW)</sub> — — t<sub>w(WL)</sub>

th(RLD) tsu(DCL)

Table 11. Block-Write-Cycle State Table

OVOLE		STATE			
CYCLE	1	2	3		
Block-write operation (nonmasked)	Н	Don't care	Column mask		
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask		
Block-write operation with persistent write-per-bit	L	Don't care	Column mask		

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi+3

(i = 0, 4, 8, 12)

WE

DQ0-DQ15

tsu(DQR) -

th(RDQ)

0: column write disable 1: column write enable

Example:

DQ0 - column 0 (address A1 = 0, A0 = 0)

DQ1 -- column 1 (address A1 = 0, A0 = 1)

DQ2 -- column 2 (address A1 = 1, A0 = 0)

DQ3 --- column 3 (address A1 = 1, A0 = 1)



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443

#### PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS ¹w(RH) ∃ td(RLCH) td(CLRH) td(CHRL) → ધ(CHRL) tw(CL) **CAS**x td(RLCA) td(CACH) tw(CH) th(RLCA) td(CARH) th(RA) tsu(CA) <sup>t</sup>su(RA) th(CLCA) Row 8A-0A **Block Address** tsu(SFR) → A2-A8 tsu(SFC) th(SFR) th(SFC) **DSF** t<sub>su(TRG)</sub> TRG th(CLW) tsu(WCH) td(GHD) th(RLW) <sup>t</sup>su(WRH) tsu(WMR) th(WLG) - th(RWM) tw(WL) WE t<sub>su(DQR)</sub> ← t<sub>su(DWL)</sub> th(RDQ) ---- th(WLD) th(RLD) 3 2 DQ0-DQ15

Figure 41. Block-Write-Cycle Timing (Late Write)

Table 12. Block-Write-Cycle State Table

CYCLE		STATE			
CIOLE	1 2	3			
Block-write operation (nonmasked)	Н	Don't care	Column mask		
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask		
Block-write operation with persistent write-per-bit	L	Don't care	Column mask		

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi+3 0: column write disable

(i = 0, 4, 8, 12)

1: column write enable

Example:

DQ0 - column 0 (address A1 = 0, A0 = 0)


DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 -- column 2 (address A1 = 1, A0 = 0)

DQ3 — column 3 (address A1 = 1, A0 = 1)



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443



† Referenced to the first falling edge of CASx or the falling edge of WE, whichever occurs later.

NOTE A: To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late-write feature is used. If the early-write cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 42. Enhanced-Page-Mode Block-Write-Cycle Timing

Table 13. Enhanced-Page-Mode Block-Write-Cycle State Table

CVCLE		STATE			
CYCLE	1	2	3		
Block-write operation (nonmasked)	Н	Don't care	Column mask		
Block-write operation with nonpersistent write-per-bit	L	Write mask	Column mask		
Block-write operation with persistent write-per-bit	L	Don't care	Column mask		

Write-mask data 0: I/O write disable

1: I/O write enable

Column-mask data DQi - DQi + 3(i = 0, 4, 8, 12) 0: column write disable
1: column write enable

Example:

DQ0 -- column 0 (address A1 = 0, A0 = 0)

DQ1 — column 1 (address A1 = 0, A0 = 1)

DQ2 -- column 2 (address A1 = 1, A0 = 0)

DQ3 - column 3 (address A1 = 1, A0 = 1)



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443




Figure 43. RAS-Only Refresh-Cycle Timing




Figure 44. CAS-Before-RAS Refresh-Cycle Timing

Table 14. CBR-Cycle State Table

CVCLE	STATE			
CYCLE	1	2	3	
CAS-before-RAS refresh with option reset	Don't care	L	Н	
CAS-before-RAS refresh with no reset	Don't care	н	Н	
CAS-before-RAS refresh with stop point set and no reset	Stop address	Н	L	





Figure 45. Hidden-Refresh-Cycle Timing

Table 15. Hidden-Refresh-Cycle State Table

CYCLE	STATE			
CTOLE	1	2	3	
CAS-before-RAS refresh with option reset	Don't care	L	Н	
CAS-before-RAS refresh with no reset	Don't care	Н	Н	
CAS-before-RAS refresh with stop point set and no option reset	Stop address	Н	L	






- NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
  - B. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
  - C. A0 A7: register tap point; A8: identifies the half of the transferred row
  - D. Early-load operation is defined as  $t_h(TRG) \min < t_h(TRG) < t_d(RLTH) \min$ .

Figure 46. Full-Register Transfer Read Timing, Early-Load Operations



POST OFFICE BOX 1443 \* HOUSTON, TEXAS 77251-1443


10.2



- NOTES: A. DQ outputs remain in the high-impedance state for the entire memory-to-data-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
  - B. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition
  - C. A0-A7: register tap point; A8: identifies the half of the transferred row
  - D. Late load operation is defined as td(THRH) < 0 ns.

Figure 47. Full-Register Transfer Read Timing, Real-Time Load Operation/Late-Load Operation






NOTE A: A0-A6: tap point of the given half; A7: don't care; A8: identifies the DRAM row half

Figure 48. Split-Register Transfer Read Timing



SMVS161A ~ OCTOBER 1993 – REVISED MAY 1994




NOTE A: While the data is being read through the serial-data register, TRG is a don't care, except TRG must be held high when RAS goes low.

This is to avoid the initiation of a register-data transfer operation.


Figure 49. Serial-Read-Cycle Timing (SE = V<sub>IL</sub>)





NOTE A: While the data is being read through the serial-data register, TRG is a don't care except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.

Figure 50. Serial-Read-Cycle Timing (SE-Controlled Read)



NOTES: A. In order to achieve proper split-register operation, a full-register transfer read should be performed before the first split-register transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can then begin either after the full-register transfer read cycle (CASE I), during the first split-register transfer cycle (CASE II), or even after the first split-register transfer cycle (CASE III). There is no minimum requirement of SC clock between the full-register transfer read cycle and the first split-register cycle.

B. A split-register transfer into the inactive half is not allowed until t<sub>d(MSRL)</sub> is met. t<sub>d(MSRL)</sub> is the minimum delay time between the rising edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register transfer cycle into the inactive half. After the t<sub>d(MSRL)</sub> requirement is met, the split-register transfer into the inactive half must also satisfy the minimum t<sub>d(RHMS)</sub> requirement. t<sub>d(RHMS)</sub> is the minimum delay time between the rising edge of RAS of the split-register transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 127 or 255).


Figure 51. Split-Register Operating Sequence



#### **MECHANICAL DATA**

### DGH-64 LEAD THIN SMALL-OUTLINE PACKAGE

#### R-PDSO-G64



<sup>†</sup> Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0,254 mm (0.010 inches) from the edge of the package bottom plastic.



# device symbolization

