

M-8880 DTMF Transceiver

Advanced CMOS technology for low power consumption and increased noise immunity

Complete DTMF transmitter/receiver in a single chip

Standard 6500/6800 series microprocessor port

Central office quality and performance

Adjustable guard time

Automatic tone burst mode

Call progress mode

Single +5 Volt power supply

20-pin DIP and SOIC packages

2 MHz microprocessor port operation

Inexpensive 3.58 MHz crystal

No continuous 2 clock required, only strobe

Applications include: paging systems, repeater systems/mobile radio, interconnect dialers, PBX systems, computer systems, fax machines, pay telephones, credit card verification

The M-8880 is a complete DTMF Transmitter/Receiver that features adjustable guard time, automatic tone burst mode, call progress mode, and a fully compatible 6500/6800 microprocessor interface. The receiver portion is based on the industry standard M-8870 DTMF Receiver, while the transmitter uses a switched-capacitor digital-to-analog converter for low-distortion, highly accurate DTMF signaling. Tone bursts can be transmitted with precise timing by making use of the automatic tone burst mode. To analyze call progress tones, a call progress filter can be selected by an external microprocessor.




Figure 1 Pin Diagram

Functional Description

M-8880 functions consist of a high-performance DTMF receiver with an internal gain setting amplifier and a DTMF generator that contains a tone burst counter for generating precise tone bursts and pauses. The call progress mode, when selected, allows the detection of call progress tones. A standard 6500/6800 series microprocessor interface allows access to an internal status register, two control registers, and two data registers.

Input Configuration

The input arrangement consists of a differential input operational amplifier and bias sources (V_{REF}) for biasing the amplifier inputs at $V_{DD}/2$. Provisions are made for the connection of a feedback resistor to the op-amp output (GS) for gain adjust-




Figure 2 Block Diagram




Figure 3 Single-Ended Input Configuration




Figure 4 Differential Input Configuration

ment. In a single-ended configuration, the input pins should be connected as shown in Figure 3. Figure 4 shows the necessary connections for a differential input configuration.

Receiver Section

The low and high group tones are separated by applying the DTMF signal to the inputs of two sixth-order switched capacitor bandpass filters with bandwidths that correspond to the low and high group frequencies listed in Table 2. The low group filter incorporates notches at 350 and 440 Hz, providing excellent dial tone rejection. Each filter output is followed by a single-order switched capacitor filter that smooths the signals prior to limiting. Limiting is performed by high-gain comparators with hysteresis to prevent detection of unwanted low-level signals. The comparator outputs provide full-rail logic swings at the incoming DTMF signal frequencies.

A decoder employs digital counting techniques to determine the frequencies of the incoming tones, and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals (such as voice), while tolerating small deviations in frequency. The algorithm provides an optimum combination of immunity to talkoff with tolerance to interfering frequencies (third tones) and noise. When the detector recognizes the presence of two valid tones (referred to as “signal condition”), the early steering (EST) output goes to an active state. Any subsequent loss of signal condition will cause EST to assume an inactive state.

Steering Circuit: Before a decoded tone pair is registered, the receiver checks for a valid signal duration (referred to as “character recognition condition”). This check is performed by an external RC time constant driven by EST. A logic high on EST

Table 1 Pin Functions

Name	Description
IN+	Noninverting op-amp input.
IN-	Inverting op-amp input.
GS	Gain select. Gives access to output of front end differential amplifier for connection of feedback resistor.
V _{REF}	Reference voltage output. Nominally V _{DD} /2 is used to bias inputs at mid-rail.
V _{SS}	Negative power supply input.
OSC1	DTMF clock/oscillator input.
OSC2	Clock output. A 3.5795 MHz crystal connected between OSC1 and OSC2 completes the internal oscillator circuit.
TONE	Dual tone multifrequency (DTMF) output.
R/W	Read/write input. Controls the direction of data transfer to and from the microprocessor and the receiver/transmitter. TTL compatible.
$\overline{\text{CS}}$	Chip select. TTL input ($\overline{\text{CS}} = 0$ to select the chip).
RS0	Register select input. See Table 6. TTL compatible.
ϕ_2	System clock input. May be continuous or strobed only during read or write. TTL compatible.
IRQ/CP	Interrupt request to microprocessor (open-drain output). Also, when call progress (CP) mode has been selected and interrupt enabled, the IRQ/CP pin will output a rectangular wave signal representative of the input signal applied at the input op-amp. The input signal must be within the bandwidth limits of the call progress filter. See Figure 11
D0 - D3	Microprocessor data bus. TTL compatible.
EST	Early steering output. Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition). Any momentary loss of signal condition will cause EST to return to a logic low.
St/GT	Steering input/guard time output (bidirectional). A voltage greater than V _{TSI} detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than V _{TSI} frees the device to accept a new tone pair. The GT output acts to reset the external steering time-constant; its state is a function of EST and the voltage on St.
V _{DD}	Positive power supply input.

causes V_C (see Figure 5) to rise as the capacitor discharges. Provided that the signal condition is maintained (EST remains high) for the validation period (t_{GTP}), V_C reaches the threshold (V_{Tst}) of the steering logic to register the tone pair, latching its corresponding 4-bit code (see Table 2) into the receive data register.

Table 2 Tone Encoding/Decoding

F _{LOW}	F _{HIGH}	Digit	D3	D2	D1	D0
697	1209	1	0	0	0	1
697	1336	2	0	0	1	0
697	1477	3	0	0	1	1
770	1209	4	0	1	0	0
770	1336	5	0	1	0	1
770	1477	6	0	1	1	0
852	1209	7	0	1	1	1
852	1336	8	1	0	0	0
852	1477	9	1	0	0	1
941	1336	0	1	0	1	0
941	1209	*	1	0	1	1
941	1477	#	1	1	0	0
697	1633	A	1	1	0	1
770	1633	B	1	1	1	0
852	1633	C	1	1	1	1
941	1633	D	0	0	0	0

0 = logic low, 1 = logic high

At this point the StGT output is activated and drives V_C to V_{DD} . StGT continues to drive high as long as EST remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag goes high, signaling that a received tone pair has been registered. It is possible to monitor the status of the delayed steering flag by checking the appropriate bit in the status register. If interrupt mode has been selected, the IRQ/CP pin will pull low when the delayed steering flag is active.




Figure 5 Basic Steering Circuit

The contents of the output latch are updated on an active delayed steering transition. This data is presented to the 4-bit bidirectional data bus when the receive data register is read.

The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (dropout) too short to be considered a valid pause. This capability, together with the ability to select the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

Guard Time Adjustment: The simple steering circuit shown in Figure 5 is adequate for most applications. Component values are chosen according to the formula:

$$t_{REC} = t_{DP} + t_{GTP}$$

$$T_{ID} = t_{DA} + t_{GTA}$$

The value of t_{DP} is a device parameter and t_{REC} is the minimum signal duration to be recognized by the receiver. A value for C1 of 0.1 μ F is recommended for most applications, leaving R1 to be selected by the designer. Different steering arrangements may be used to select independently the guard times for tone present (t_{GTP}) and tone absent (t_{GTA}). This may be necessary to meet system specifications that place both accept and reject limits on both tone duration and interdigit pause. Guard time adjustment also allows the designer to tailor system parameters such as talkoff and noise immunity. Increasing t_{REC} improves talkoff performance since it reduces the probability that tones simulated by speech will maintain signal condition long enough to be registered. Alternatively, a relatively short t_{REC} with a long t_{DO} would be appropriate for extremely noisy environments where fast acquisition time and immunity to tone dropouts are required. Design information for guard time adjustment is shown in Figure 6.




Figure 6 Guard Time Adjustment

Call Progress Filter

A call progress (CP) mode can be selected, allowing the detection of various tones that identify the progress of a telephone call on the network. The call progress tone input and DTMF input are common; however, call progress tones can only be detected when the CP mode has been selected. DTMF signals cannot be

detected if the CP mode has been selected (see Table 3). Figure 7 indicates the useful detect bandwidth of the call progress filter. Frequencies presented to the input (IN+ and IN-) that are within the “accept” bandwidth limits of the filter are hard-limited by a high-gain comparator with the IRQ /CP pin serving as the output. The square wave output obtained from the schmitt trigger can be analyzed by a microprocessor or counter arrangement to determine the nature of the call progress tone being detected. Frequencies in the “reject” area will not be detected, and consequently there will be no activity on IRQ /CP as a result of these frequencies.




Figure 7 Call Progress Response

DTMF Generator

The DTMF transmitter used in the M-8880 is capable of generating all 16 standard DTMF tone pairs with low distortion and high accuracy. All frequencies are derived from an external 3.58 MHz crystal. The sinusoidal waveforms for the individual tones are digitally synthesized using row and column programmable dividers and switched capacitor digital-to-analog converters. The row and column tones are mixed and filtered, providing a DTMF signal with low total harmonic distortion and high accuracy. To specify a DTMF signal, data conforming to the encoding format shown in Table 2 must be written to the transmit data register. Note that this is the same as the receiver output code. The individual tones that are generated (f_{LOW} and f_{HIGH}) are referred to as low-group and high-group tones. Typically, the high-group to low-group amplitude ratio (twist) is 2 dB to compensate for high-group attenuation on long loops.

Operation: During write operations to the transmit data register, 4-bit data on the bus is latched and converted to a 2 of 8 code for use by the programmable divider circuitry to specify a time segment length that will ultimately determine the tone frequency. The number of time segments is fixed at 32, but the frequency is varied by varying the segment length. When the divider reaches the appropriate count as determined by the input code, a reset pulse is issued and the counter starts again. The divider output clocks another counter that addresses the sinewave lookup ROM. The lookup table contains codes used by the switched capacitor D/A converter to obtain discrete and highly accurate DC voltage levels. Two identical circuits are used to produce row and column tones, which are then mixed using a low-noise summing amplifier. The oscillator described needs no “startup” time as in other DTMF generators, since the crystal oscillator is running continuously, thus providing a high degree of tone burst

accuracy. When there is no tone output signal, the TONE pin assumes a DC level of 2.5 volts (typically). A bandwidth limiting filter is incorporated to attenuate distortion products above 4 KHz.

Burst Mode: Certain telephony applications require that generated DTMF signals be of a specific duration, determined either by the application or by any of the existing exchange transmitter specifications. Standard DTMF signal timing can be accomplished by making use of the burst mode. The transmitter is capable of issuing symmetric bursts/pauses of predetermined duration. This burst/pause duration is $51 \text{ ms} \pm 1 \text{ ms}$, a standard interval for autodialer and central office applications. After the burst/pause has been issued, the appropriate bit is set in the status register, indicating that the transmitter is ready for more data.

The timing described is available when the DTMF mode has been selected. However, when call progress (CP) mode is selected, a secondary burst/pause time is available that extends this interval to $102 \text{ ms} \pm 2 \text{ ms}$. The extended interval is useful when precise tone bursts of longer than 51 ms duration and 51 ms pause are desired. Note that when CP mode and burst mode have been selected, DTMF tones may be transmitted only and *not* received. In applications requiring a nonstandard burst/pause time, use a software timing loop or external timer. This provides the timing pulses when the burst mode is disabled by enabling and disabling the transmitter.

The M-8880 is initialized on powerup sequence with DTMF mode and burst mode selected.

Single-Tone Generation: A single-tone mode is available whereby individual tones from the low group or high group can be generated. This mode can be used for DTMF test equipment applications, acknowledgment tone generation, and distortion measurements. Refer to Table 4 for details.

Distortion Calculations: The M-8880 is capable of producing precise tone bursts with minimal error in frequency (see Table 3). The internal summing amplifier is followed by a first-order low-pass switched capacitor filter to minimize harmonic components and intermodulation products. The total harmonic distortion for a *single* tone can be calculated using Equation 1, (see Figure 9) which is the ratio of the total power of all the extraneous frequencies to the power of the fundamental frequency expressed as a percentage. The Fourier components of the tone output correspond to $V2f... Vnf$ as measured on the output waveform. The total harmonic distortion for a *dual* tone can be calculated using Equation 2 (see Figure 9).

Table 3 Actual Frequencies vs. Standard Requirements

Active Cell	Output Frequency (Hz)		% Error
	Specified	Actual	
L1	697	699.1	+ 0.30
L2	770	766.2	- 0.49
L3	852	847.4	- 0.54
L4	941	948.0	+ 0.74
H1	1209	1215.9	+ 0.57
H2	1336	1331.7	- 0.32
H3	1447	1471.9	- 0.35
H4	1633	1645.0	+ 0.73

Table 4 Control Register A Description

Bit	Name	Function	Description
b0	TOUT	Tone output	A logic 1 enables the tone output. This function can be implemented in either the burst mode or nonburst mode.
b1	CP/DTMF	Mode control	In DTMF mode (logic 0), the device is capable of generating and receiving DTMF signals. When the call progress (CP) mode is selected (logic 1), a 6th-order bandpass filter is enabled to allow call progress tones to be detected. Call progress tones within the specified bandwidth will be presented at the IRQ/CP pin in rectangular wave format if the IRQ bit has been enabled (b2 = 1). Also, when the CP mode and burst mode have both been selected, the transmitter will issue DTMF signals with a burst and pause of 102 ms (typ) duration. This signal duration is twice that obtained from the DTMF transmitter, if DTMF mode had been selected. Note that DTMF signals cannot be decoded when the CP mode has been selected.
b2	IRQ	Interrupt enable	A logic 1 enables the interrupt mode. When this mode is active and the DTMF mode has been selected (b1 = 0), the IRQ/CP pin will pull to a logic 0 condition when either (1) a valid DTMF signal has been received and has been present for the guard time or (2) the transmitter is ready for more data (burst mode only).
b3	RSET	Register select	A logic 1 selects control register B on the next write cycle to the control register address. Subsequent write cycles to the control register are directed back to control register A.

Table 5 Control Register B Description

Bit	Name	Function	Description
b0	BURST	Burst mode	A logic 0 enables the burst mode. When this mode is selected, data corresponding to the desired DTMF tone pair can be written to the transmit data register, resulting in a tone burst of a specific duration (see Table 12). Subsequently, a pause of the same duration is induced. Immediately following the pause, the status register is updated indicating that the transmit data register is ready for further instructions, and an interrupt will be generated if the interrupt mode has been enabled. Additionally, if call progress (CP) mode has been enabled, the burst and pause duration is increased by a factor of two. When the burst mode is not selected (logic 1), tone bursts of any desired duration may be generated.
b1	TEST	Test mode	By enabling the test mode (logic 1), the IRQ/CP pin will present the delayed steering (inverted) signal from the DTMF receiver. Refer to Figure 11 (b3 waveform) for details concerning the output waveform. DTMF mode must be selected (CRA b1 = 0) before test mode can be implemented.
b2	S/D	Single/dual tone generation	A logic 0 will allow DTMF signals to be produced. If single-tone generation is enabled (logic 1), either now or column tones (low or high group) can be generated depending on the state of b3 in control register B.
b3	C/R	Column/row tones	When used in conjunction with b2 (above), the transmitter can be made to generate single-row or single-column frequencies. A logic 0 will select row frequencies and a logic 1 will select column frequencies.

V_L and V_H correspond to the low-group and high-group amplitude, respectively, and V_{IMD}^2 is the sum of all the intermodulation components. The internal switched capacitor filter following the D/A converter keeps distortion products down to a very low level.

DTMF Clock Circuit

The internal clock circuit is completed with the addition of a standard 3.579545 MHz television color burst crystal. A number of M-8880 devices can be connected as shown in Figure 8 using only one crystal.

Microprocessor Interface

The M-8880 uses a microprocessor interface that allows precise control of transmitter and receiver functions. Five internal registers are associated with the microprocessor interface, which can be subdivided into three categories: data transfer, transceiver control, and transceiver status. Two registers are associated with data transfer operations. The receive data, read-only, contains the output code of the last valid DTMF tone pair to be decoded. The data entered in the transmit data register determines which tone pair is to be generated (see Table 2).




Figure 8 Common Crystal Connection

Data can only be written to the transmit data register. Transceiver control is accomplished with two control registers (CRA and CRB), occupying the same address space. A write operation to CRB can be executed by setting the appropriate bit in CRA. The following write operation to the same address will then be directed to CRB, and subsequent write cycles will then be redirected to CRA. Internal reset circuitry clears the control

registers on powerup; however, as a precautionary measure the initialization software should include a routine to clear the registers. Refer to Tables 3 and 4 for details on the control registers. The IRQ/CP pin can be programmed to provide an interrupt request signal on validation of DTMF signals, or when the transmitter is ready for more data (burst mode only). The IRQ/CP pin is configured as an open-drain output device and as such requires a pullup resistor (see Figure 10).

Ordering Information

M-888001P 20-pin plastic DIP
 M-8880-01SM 20-pin plastic SOIC
 M-8880-01T 20-pin plastic SOIC, Tape and Reel

$$THD(\%) = 100 \frac{\sqrt{V^2_{2f} + V^2_{3f} + V^2_{4f} + \dots + V^2_{nf}}}{V_{\text{fundamental}}}$$

Equation 1. THD (%) for a Single Tone

$$THD(\%) = 100 \frac{\sqrt{V^2_{2L} + V^2_{3L} + \dots + V^2_{nL} + V^2_{2H} + V^2_{3H} + \dots + V^2_{nH} + V^2_{IMD}}}{\sqrt{V^2_L + V^2_H}}$$

Equation 2. THD (%) for a Dual Tone

Figure 9 Equations

Table 6 Internal Register Functions

RS0	R/W	Function
0	0	Write to transmitter
0	1	Read from receiver
1	0	Write to control register
1	1	Read from status register

Table 7 CRA Bit Postions

b3	b2	b1	b0
RSEL	IRQ	CP/DTMF	TOUT

Table 8 CRB Bit Positions

b3	b2	b1	b0
C/R	S/D	TEST	BURST




Figure 10 Application Circuit (Single-Ended Input)

Table 9 Status Register Description

BIT	Name	Status Flag Set	Status Flag Cleared
b0	IRQ	Interrupt has occurred. Bi tone (b1) and/or bit 2 (b2) is set.	Interrupt is inactive. Cleared after status register is read.
b1	Transmit data register empty (burst mode only)	Pause duration has terminated and transmitter is ready for new data.	Cleared after status register is read or when not in burst mode.
b2	Receive data register full	Valid data is in the receive data register.	Cleared after status register is read.
b3	Delayed steering	Set on valid detection of the absence of a DTMF signal.	Cleared on detection of a valid DTMF signal.

Table 10 Absolute Maximum Ratings

Parameter	Symbol	Value
Power supply voltage ($V_{DD} - V_{SS}$)	V_{DD}	+ 6.0 V max
Voltage on any pin	V_{dc}	$V_{SS} - 0.3$ V to $V_{DD} + 0.3$ V
Current on any pin	I_{DD}	10 mA max
Operating temperature	T_A	-40°C to +85°C
Storage temperature	T_S	-65°C to +150°C

Note: Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.

Table 11 DC Characteristics

Parameter	Symbol	Min	Typ*	Max	Units
Operating supply voltage	V_{DD}	4.75	5.0	5.25	V
Operating supply current	I_{DD}	—	10	15	mA
Power consumption	P_O	—	50	78.75	mW
Inputs					
High-level input voltage, OSC1	V_{IHO}	3.5	—	—	V
Low-level input voltage, OSC1	V_{ILO}	—	—	1.5	V
Input impedance (@ 1 kHz), IN+, IN-	R_{IN}	—	10	—	M Ω
Steering threshold voltage	V_{TSt}	2.2	2.3	2.5	V
Outputs					
High-level output voltage (no load), OSC2	V_{OHO}	$V_{DD} - 0.1$ V	—	—	V
Low-level output voltage (no load), OSC2	V_{OLO}	—	—	0.1	V
Output leakage current ($V_{OH} = 2.4$ V), IRQ	I_{OZ}	—	1.0	10.0	μ A
V_{REF} output voltage (no load)	V_{REF}	2.4	—	2.7	V
V_{REF} output resistance	R_{OR}	—	—	1.0	k Ω
Data Bus					
Low-level input voltage	V_{IL}	—	—	0.8	V
High-level input voltage	V_{IH}	2.0	—	—	V
Low-level output voltage ($I_{OL} = 1.6$ mA)	V_{OL}	—	—	0.4	V
High-level output voltage ($I_{OH} = 400$ μ A)	V_{OH}	2.4	—	—	V
Input leakage current ($V_{IN} = 0.4$ to 2.4 V)	I_{IZ}	—	—	10.0	μ A

All voltages referenced to V_{SS} unless otherwise noted. $V_{DD} = 5.0$ V \pm 5%; $f_C = 3.579545$ MHz; $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, unless otherwise noted. *Typical values are for use as design aids only, and are not guaranteed or subject to production testing.

Table 12 AC Characteristics

PARAMETER	SYMBOL	MIN	TYP*	MAX	UNITS
Receive signal conditions					
Valid input signal levels (each tone of composite signal; Notes 1, 2, 3, 5, 6, 9)		-29 27.5	— —	+1 869	dBm mV _{RMS}
Positive twist accept (Notes 2, 3, 6, 9)		—		6	dB
Negative twist accept (Notes 2, 3, 6, 9)		—		6	dB
Frequency deviation accept (Notes 2, 3, 5, 9)		± 1.5% ± 2 Hz	—	—	Nom.
Frequency deviation reject (Notes 2, 3, 5)		± 3.5%	—	—	Nom.
Third tone tolerance (Notes 2, 3, 4, 5, 9, 10)		—	-16	—	dB
Noise tolerance (Notes 2, 3, 4, 5, 7, 9, 10)		—	-12	—	dB
Dial tone tolerance (Notes 2, 3, 4, 5, 8, 9, 11)		—	+22	—	dB
Call progress					
Lower frequency (@ -25 dBm) accept	f _{LA}	—	320	—	Hz
Upper frequency (@ -25 dBm) accept	f _{HA}	—	510	—	Hz
Lower frequency (@ -25 dBm) reject	f _{LR}	—	290	—	Hz
Upper frequency (@ -25 dBm) reject	f _{HR}	—	540	—	Hz
Receive timing					
Tone present detect time	t _{DP}	5	11	14	ms
Tone absent detect time	t _{DA}	0.5	4	8.5	ms
Tone duration accept (ref. Figure 12)	t _{REC}	—	—	40	ms
Tone duration reject (ref. Figure 12)	t _{REC}	20	—	—	ms
Interdigit pause accept (ref. Figure 12)	t _{ID}	—	—	40	ms
Interdigit pause reject (ref. Figure 12)	t _{DO}	20	—	—	ms
Delay St to b3	t _{PSStb3}	—	13	—	μs
Delay St to RX ₀ —RX ₃	t _{PSStRX}	—	8	—	μs
Transmit timing					
Tone burst duration (DTMF mode)	t _{BST}	50	—	52	ms
Tone pause duration (DTMF mode)	t _{PS}	50	—	52	ms
Tone burst duration (extended, call progress mode)	t _{BSTE}	100	—	104	ms
Tone pause duration (extended, call progress mode)	t _{PSE}	100	—	104	ms
Tone output					
High group output level (R _L = 10 kΩ)	V _{HOUT}	-6.1	—	-2.1	dBm
Low group output level (R _L = 10 kΩ)	V _{LOUT}	-8.1	—	-4.1	dBm
Pre-emphasis (R _L = 10 kΩ)	dB _P	0	2	3	dB
Output distortion (R _L = 10 kΩ, 3.4 kHz bandwidth)	THD	—	-25	—	dB
Frequency deviation (f = 3.5795 MHz)	f _D	—	± 0.7	± 1.5	%
Output load resistance	R _{LT}	10	—	50	kΩ
Microprocessor interface					
φ 2 cycle period	t _{CYC}	0.5	—	—	μs
φ2 high pulse width	t _{CH}	200	—	—	ns
φ2 low pulse width	t _{CL}	180	—	—	ns
φ2 rise and fall time	t _R , t _F	—	—	25	ns
Address, R/W hold time	t _{AH} , t _{RWH}	10	—	—	ns
Address, R/W setup time (prior to φ2)	t _{AS} , t _{RWS}	23	—	—	ns

Table 12 AC Characteristics (continued)

Parameter	Symbol	Min	Typ*	Max	Units
Microprocessor interface (continued)					
Data hold time (read)	t_{DHR}	22	—	—	ns
$\phi 2$ to valid data delay (read) (200 pF load)	t_{DDR}	—	—	150	ns
Data setup time (write)	t_{DSW}	45	—	—	ns
Data hold time (write)	t_{DHW}	10	—	—	ns
Input capacitance, D0—D3	C_{IN}	—	5	—	pF
Output capacitance, IRQ/CP	C_{OUT}	—	5	—	pF
DTMF clock					
Crystal clock frequency	f_C	3.5759	3.5795	3.5831	MHz
Clock input rise time (external clock)	t_{LHCL}	—	—	110	ns
Clock input fall time (external clock)	t_{HLCL}	—	—	110	ns
Clock input duty cycle (external clock)	DCCL	40	50	60	%
Capacitive load, OSC2	C_{LO}	—	—	30	pF
<p>All voltages referenced to V_{SS} unless otherwise noted. $V_{DD} = 5.0 \text{ V} \pm 5\%$; $V_{SS} = 0 \text{ V}$; $f_C = 3.579545 \text{ MHz}$; $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ *Typical values are for use as design aids only, and are not guaranteed or subject to production testing.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. dBm = decibels above or below a reference power of 1 mW into a 600 Ω load. 2. Digit sequence consists of all 16 DTMF tones. 3. Tone duration = 40 ms. Tone pause = 40 ms. 4. Nominal DTMF frequencies are used. 5. Both tones in the composite signal have an equal amplitude. 6. The tone pair is deviated by $\pm 1.5\% \pm 2 \text{ Hz}$. 7. Bandwidth limited (3 kHz) Gaussian noise. 8. The precise dial tone frequencies are 350 and 440 Hz ($\pm 2\%$). 9. For an error rate of less than 1 in 10,000. 10. Referenced to the lowest amplitude tone in the DTMF signal. 11. Referenced to the minimum valid accept level. 					

Table 13 Electrical Characteristics - Gain Setting Amplifier

Parameter	Symbol	Min	Typ*	Max	Units
Input leakage current ($V_{SS} \leq V_{IN} \leq V_{DD}$)	I_{IN}	—	100	—	nA
Input resistance	R_{IN}	—	10	—	M Ω
Input offset voltage	V_{OS}	—	25	—	mV
Power supply rejection (1 KHz)	PSRR	—	60	—	dB
Common mode rejection ($-3.0 \text{ V} \leq V_{IN} \leq 3.0 \text{ V}$)	CMRR	—	60	—	dB
DC open-loop voltage gain	A_{VOL}	—	65	—	dB
Unity gain bandwidth	BW	—	1.5	—	MHz
Output voltage swing ($R_L \geq 100 \text{ K}\Omega$ to V_{SS})	V_O	—	4.5	—	V_{PP}
Maximum capacitive load, GS	C_L	—	100	—	pF
Maximum resistive load, GS	R_L	—	50	—	K Ω
Common mode range (no load)	V_{CM}	—	3.0	—	V_{PP}
<p>All voltages referenced to V_{SS} unless otherwise noted. $V_{DD} = 5.0 \text{ V}$; $V_{SS} = 0 \text{ V}$; $T_A = 25^\circ\text{C}$ *Typical values are for use as design aids only, and are not guaranteed or subject to production testing.</p>					




Figure 11 Timing Diagrams





Figure 12 Test Loads



Explanation of Events

- (A) Tone bursts detected, tone duration invalid, RX Data Register not updated.
- (B) Tone #n detected, tone duration valid, tone decoded and latched in RX Data Register.
- (C) End of tone #n detected, tone absent duration valid, RX Data Register remain latched until next valid tone.
- (D) Tone #n + 1 detected, tone duration valid, tone decoded and latched in RX Data Register.
- (E) Acceptable dropout of tone #n + 1, tone absent duration invalid, RX Data Register remain latched.
- (F) End of tone #n + 1 detected, tone absent duration valid, RX Data Register remain latched until next valid tone.




Explanation of Symbols

V_{IN}	DTMF composite input signal.
ESt	Early steering output. Indicates detection of valid tone frequencies.
St/GT	Steering input/guard time output. Drives external RC timing circuit.
RX_0-RX_3	4-bit decoded data in receive data register.
$b3$	Delayed steering output. Indicates that valid frequencies have been present/absent for the required guard time, thus constituting a valid DTMF signal.
$b2$	Output enable (input). A low level shifts Q1 - Q4 to its high impedance state.
IRQ/CP	Interrupt is active indicating that new data is in the RX data register. The interrupt is cleared after the status register is ready.
$\overline{t_{REC}}$	Maximum DTMF signal duration not detected as valid.
t_{REC}	Minimum DTMF signal duration required for valid recognition.
t_{ID}	Minimum time between valid DTMF signals.
t_{DO}	Maximum allowable dropout during valid DTMF signal.
t_{DP}	Time to detect the presence of valid DTMF signals.
t_{DA}	Time to detect the absence of valid DTMF signals.
t_{GTP}	Guard time, tone present.
t_{GTA}	Guard time, tone absent.

Figure 13 Timing Diagrams




Drawing not to scale.
Does not reflect actual part marking.

20-Pin DIP



	Tolerances			
	Inches		Metric (mm)	
	Min	Max	Min	Max
A		.210		5.33
A1	.015		.38	
b	.014	.022	.36	.56
b2	.045	.070	1.14	1.78
C	.008	.014	.20	.36
D	.980	1.060	24.89	26.92
E	.300	.325	7.62	8.26
E1	.240	.280	6.10	7.11
e	.100 BSC		2.54 BSC	
ec	0°	15°	0°	15°
L	.115	.150	2.92	3.81

20-Pin SOIC



	Tolerances			
	Inches		Metric (mm)	
	Min	Max	Min	Max
A	.093	.104	2.35	2.65
A1	.004	.012	.10	.30
b	.013	.020	.33	.51
D	.496	.512	12.60	13.00
E	.291	.299	7.39	7.59
e	.050 BSC		1.27 BSC	
H	.394	.419	10.00	10.65
L	.016	.050	.40	1.27

Figure 14 Package Dimensions



CLARE

MICRO CHIPS.
MACRO SOLUTIONS.

CLARE LOCATIONS

Clare Headquarters
78 Cherry Hill Drive
Beverly, MA 01915
Tel: 1-978-524-6700
Fax: 1-978-524-4900
Toll Free: 1-800-27-CLARE

Clare Micronix Division
145 Columbia
Aliso Viejo, CA 92656-1490
Tel: 1-949-831-4622
Fax: 1-949-831-4628

SALES OFFICES

AMERICAS

Americas Headquarters

Clare
78 Cherry Hill Drive
Beverly, MA 01915
Tel: 1-978-524-6700
Fax: 1-978-524-4900
Toll Free: 1-800-27-CLARE

Eastern Region

Clare
P.O. Box 856
Mahwah, NJ 07430
Tel: 1-201-236-0101
Fax: 1-201-236-8685
Toll Free: 1-800-27-CLARE

Central Region

Clare Canada Ltd.
3425 Harvester Road, Suite 202
Burlington, Ontario L7N 3N1
Tel: 1-905-333-9066
Fax: 1-905-333-1824

Northwestern Region

Clare
1852 West 11th Street, #348
Tracy, CA 95376
Tel: 1-209-832-4367
Fax: 1-209-832-4732
Toll Free: 1-800-27-CLARE

Southwestern Region

Clare
2816 Nevis Circle
Costa Mesa, CA 92626
Tel: 1-714-556-3661
Fax: 1-714-546-4254
Toll Free: 1-800-27-CLARE

Canada

Clare Canada Ltd.
3425 Harvester Road, Suite 202
Burlington, Ontario L7N 3N1
Tel: 1-905-333-9066
Fax: 1-905-333-1824

EUROPE

European Headquarters

CP Clare nv
Bampslaan 17
B-3500 Hasselt (Belgium)
Tel: 32-11-300868
Fax: 32-11-300890

France

Clare France Sales
Lead Rep
99 route de Versailles
91160 Champlan
France
Tel: 33 1 69 79 93 50
Fax: 33 1 69 79 93 59

Germany

Clare Germany Sales
ActiveComp Electronic GmbH
Mitterstrasse 12
85077 Manching
Germany
Tel: 49 8459 3214 10
Fax: 49 8459 3214 29

Italy

C.L.A.R.E.s.a.s.
Via C. Colombo 10/A
I-20066 Melzo (Milano)
Tel: 39-02-95737160
Fax: 39-02-95738829

Sweden

Clare Sales
Comptronic AB
Box 167
S-16329 Spånga
Tel: 46-862-10370
Fax: 46-862-10371

United Kingdom

Clare UK Sales
Marco Polo House
Cook Way
Bindon Road
Taunton
UK-Somerset TA2 6BG
Tel: 44-1-823 352541
Fax: 44-1-823 352797

ASIA PACIFIC

Asian Headquarters

Clare
Room N1016, Chia-Hsin, Bldg II,
10F, No. 96, Sec. 2
Chung Shan North Road
Taipei, Taiwan R.O.C.
Tel: 886-2-2523-6368
Fax: 886-2-2523-6369

<http://www.clare.com>

Clare cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in this Clare product. No circuit patent licenses nor indemnity are expressed or implied. Clare reserves the right to change the specification and circuitry, without notice at any time. The products described in this document are not intended for use in medical implantation or other direct life support applications where malfunction may result in direct physical harm, injury or death to a person.
