

# FLEx72™ 3.3V 64K/128K/256K x 72 Synchronous Dual-Port RAM

### **Features**

- True dual-ported memory cells that allow simultaneous access of the same memory location
- · Synchronous pipelined operation
- · Family of 4-Mbit, 9-Mbit, and 18-Mbit devices
- · Pipelined output mode allows fast operation
- · 0.18-micron CMOS for optimum speed and power
- · High-speed clock to data access
- 3.3V low power
  - Active as low as 225 mA (typ)
  - Standby as low as 55 mA (typ)
- Mailbox function for message passing
- Global master reset
- · Separate byte enables on both ports
- · Commercial and industrial temperature ranges
- IEEE 1149.1-compatible JTAG boundary scan
- 484-ball FBGA (1-mm pitch)
- Pb-Free packaging available
- Counter wrap around control
  - Internal mask register controls counter wrap-around
  - Counter-interrupt flags to indicate wrap-around
  - Memory block retransmit operation
- · Counter readback on address lines
- · Mask register readback on address lines
- Dual Chip Enables on both ports for easy depth expansion
- Seamless Migration to Next Generation Dual-Port Family

### **Functional Description**

The FLEx72 family includes 4-Mbit, 9-Mbit and 18-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal set-up and hold time.

During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter will increment the address internally (more details to follow). The internal write pulse width is independent of the duration of the R/W input signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on CE0 or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Additional features include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).

The CYD18S72V device have limited features. Please see "Address Counter and Mask Register Operations<sup>[17]</sup>" on page 6" for details.


### Seamless Migration to Next-Generation Dual-Port Family

Cypress offers a migration path for all devices to the next-generation devices in the Dual-Port family with a compatible footprint. Please contact Cypress Sales for more details.

**Table 1. Product Selection Guide** 

Density	4-Mbit (64K x 72)	9-Mbit (128K x 72)	18-Mbit (256K x 72)
Part Number	CYD04S72V	CYD09S72V	CYD18S72V
Max. Speed (MHz)	167	167	133
Max. Access Time—Clock to Data (ns)	4.0	4.0	5.0
Typical operating current (mA)	225	270	410
Package	484-ball FBGA 23 mm x 23 mm	484-ball FBGA 23 mm x 23 mm	484-ball FBGA 23 mm x 23 mm





### Note

 $1. \ \ CYD04S72V \ have \ 16 \ address \ bits, \ CYD09S72V \ have \ 17 \ address \ bits \ and \ CYD18S72V \ have \ 18 \ bits.$ 



## **Pin Configuration**

### 484-ball BGA **Top View** CYD04S72V/CYD09S72V/CYD18S72V

Dagst   Dags	1 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
Dags	31R NC	DQ61R	DQ59R	DQ57R	DQ54R	DQ51R	DQ48R	DQ45R	DQ42R	DQ39R	DQ36R	DQ36L	DQ39L	DQ42L	DQ45L	DQ48L	DQ51L	DQ54L	DQ57L	DQ59L	DQ61L	NC	Α
DQG71   DQG66	2R DQ63R	DQ62R	DQ60R	DQ58R	DQ55R	DQ52R	DQ49R	DQ46R	DQ43R	DQ40R	DQ37R	DQ37L	DQ40L	DQ43L	DQ46L	DQ49L	DQ52L	DQ55L	DQ58L	DQ60L	DQ62L	DQ63L	В
DOGSS	34R DQ65R	DQ64F	VSS	VSS	DQ56R	DQ53R	DQ50R	DQ47R	DQ44R	DQ41R	DQ38R	DQ38L	DQ41L	DQ44L	DQ47L	DQ50L	DQ53L	DQ56L	VSS	VSS	DQ64L	DQ65L	С
	66R DQ67R	DQ66F	VSS	VSS	VSS	NC <sup>[2, 5]</sup>	NC <sup>[2, 5]</sup>	NC		1	BUSY <sub>[2, 5]</sub> L	NC <sup>[2, 5]</sup>	PORTS	LOWSP DL <sup>[2,4]</sup>	VSS	NC <sup>[2, 5]</sup>	NC <sup>[2, 5]</sup>	VSS	VSS	VSS	DQ66L	DQ67L	_
Part	8R DQ69R	DQ68F		VSS	NC				VDDIO		VTTL	VTTL		VDDIOL	VDDIO	VDDIO	VDDIO	VSS	VSS	VDDIO	DQ68L	DQ69L	D
A0L   A1L   RETIL   BE4L   VDDIO   VDDIO   VEET   VSS   VS						R	R	R	R						L	L	L			L			E
A2L   A3L	0R DQ71R	DQ70R	CE1R <sup>[8]</sup>	CEOR (9)						VCORE	VCORE	VCORE	VCORE	VDDIOL			VDDIO L		CE0L [9]	CE1L <sup>[8]</sup>	DQ70L	DQ71L	F
A4L   A5L   READY   BEGL   VDDIO   VSS	R A0R	A1R	RETR <sup>[2,</sup>	BE4R		VDDIO R	VREFR [2, 4]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VREFL [2, 4]	VDDIO L		BE4L	RET <sub>1</sub> L <sup>[2,</sup>	A1L	A0L	G
A6L   A7L   NC 2.5    BE7L   VTTL   VCORE   VSS   VS	R A2R	A3R	WRPR[	BE5R			VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS			BE5L	WRP <sub>,3]</sub> L <sup>[2</sup>	A3L	A2L	н
A8L   A9L   CL   OEL   VITL   VCORE   VSS   A11	R A4R	A5R	READY R [2, 5]	BE6R			VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS			BE6L	READY L [2, 5]	A5L	A4L	J
A   A   A   A   A   A   A   A   A   A	R A6R	A7R	NC <sup>[2,5]</sup>	BE7R		VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	BE7L	NC <sup>[2,5]</sup>	A7L	A6L	K
M	R A8R	A9R	CR	ŌĒR	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	ŌĒL	CL	A9L	A8L	L
A   A   A   A   A   A   A   A   A   A	IR A10R	A11R	VSS	BE3R	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE	VTTL	BE3L	VSS	A11L	A10L	М
A16L A17L CNTEN BEOL VDDIO VDDIO VSS VSS VSS VSS VSS VSS VSS VSS VSS VS	BR A12R	A13R	ADSR	BE2R	VTTL	VCORE	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VCORE		BE2L	ADSL [9]	A13L	A12L	N
R T A18 NC CNTRS INTL VDDIO VDDIO VBET VSS VSS VSS VSS VSS VSS VSS VSS VSS VS	SR A14R	A15R	CNT/M SKR <sup>[8]</sup>	BE1R			VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS			BE1L	CNT/M SKL <sup>[8]</sup>	A15L	A14L	Р
T A18 NC CNTRS INTL VDDIO VDDIO VBEL VSS VSS VSS VSS VSS VSS VSS VSS VSS VS	7R A16R	A17R		BE0R			VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDIO L		BE <sub>0</sub> L	1	A17L	A16L	_
U V DQ33L DQ34L R/WL REVL VDDIO VDDI	C A18R	NC		ĪNTR		VDDIO	VŖĘĘR	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VŖĘĘL	VDDIO	VDDIO	ĪNTL		NC	A,18L	
U         DQ33L         DQ32L         FTSELL VDDIO PLO PLO PLO PLO PLO PLO PLO PLO PLO PL	12,5J 34R DQ35R	DQ34F		REVR <sup>[2,</sup>		K		VDDIO	VDDIO	VCORE	VCORE	VCORE	VCORE	VDDIOL	VDDIO				REVL		DQ34L		Т
DQ31L DQ30L VSS MRST VSS NC [2.5] NC [2.5] REVL[2] PORTS CNTINT BUSYR NC [2.5] PORTS DR24]  DQ29L DQ28L VSS VSS DQ20L DQ17L DQ14L DQ11L DQ8L DQ5L DQ2L DQ2R DQ5R DQ8R DQ11R DQ14R DQ17R DQ20R TMS TCK DQ2  DQ27L DQ26L DQ24L DQ22L DQ19L DQ16L DQ13L DQ10L DQ7L DQ4L DQ1L DQ1R DQ4R DQ7R DQ18R DQ18R DQ18R DQ18R DQ18R DQ18R DQ19R DQ22R DQ24R DQ2  AAA				4]	R												L		[2,4]				U
W         DQ29L         DQ28L         VSS         DQ20L         DQ11L         DQ11L         DQ8L         DQ5L         DQ2R         DQ5R         DQ11R         DQ14R         DQ17R         DQ20R         TMS         TCK         DQ2           AA         DQ27L         DQ26L         DQ24L         DQ29L         DQ19L         DQ16L         DQ10L         DQ10L         DQ1L         DQ1R         DQ4R         DQ7R         DQ10R         DQ13R         DQ19R         DQ29R         DQ29R         DQ10R         DQ1	32R DQ33R	DQ32R	FTSEL R <sup>[2,3]</sup>	VDDIO R	TRST <sup>[2,</sup>	VDDIO R					VTTL	VTTL	VTTL			L	L			FTSELL [2,3]	DQ32L	DQ33L	٧
Y AA DQ29L DQ28L VSS VSS DQ20L DQ17L DQ14L DQ11L DQ8L DQ5L DQ2L DQ2R DQ5R DQ8R DQ11R DQ14R DQ17R DQ20R TMS TCK DQ2 DQ27L DQ26L DQ24L DQ22L DQ19L DQ16L DQ13L DQ10L DQ7L DQ4L DQ1L DQ1R DQ1R DQ7R DQ10R DQ13R DQ16R DQ19R DQ22R DQ24R DQ2 DQ27L DQ26L DQ26L DQ24L DQ22L DQ19L DQ16L DQ13L DQ10L DQ7L DQ4L DQ1L DQ1R DQ1R DQ1R DQ18R DQ18R DQ16R DQ19R DQ22R DQ24R DQ2	BOR DQ31R	DQ30R	TDO	TDI	VSS	NC <sup>[2, 5]</sup>	NC <sup>[2, 5]</sup>	VSS	LOWSP DR <sup>[2,4]</sup>	PORTS TD0R [2,4]	NC <sup>[2, 5]</sup>	BUSYR [2, 5]	CNTINT R [10]	PORTS TD1R [2, 4]	REVL <sup>[2,</sup>	NC <sup>[2, 5]</sup>	NC <sup>[2, 5]</sup>	VSS	MRST	VSS	DQ30L	DQ31L	w
AA DQ27L DQ26L DQ24L DQ22L DQ19L DQ16L DQ13L DQ10L DQ7L DQ4L DQ1L DQ1R DQ1R DQ1R DQ10R DQ13R DQ16R DQ19R DQ22R DQ24R DQ2	28R DQ29R	DQ28F	TCK	TMS	DQ20R	DQ17R	DQ14R	DQ11R	DQ8R	DQ5R	DQ2R	DQ2L			DQ11L	DQ14L	DQ17L	DQ20L	VSS	VSS	DQ28L	DQ29L	
	:6R DQ27R	DQ26F	DQ24R	DQ22R	DQ19R	DQ16R	DQ13R	DQ10R	DQ7R	DQ4R	DQ1R	DQ1L	DQ4L	DQ7L	DQ10L	DQ13L	DQ16L	DQ19L	DQ22L	DQ24L	DQ26L	DQ27L	
AB   NC   DQ25L   DQ23L   DQ21L   DQ18L   DQ15L   DQ15L   DQ9L   DQ6L   DQ3L   DQ0L   DQ0R   DQ3R   DQ6R   DQ9R   DQ12R   DQ12R   DQ15R   DQ21R   DQ21R   DQ23R   DQ23	25R NC	DQ25F	DQ23R	DQ21R	DQ18R	DQ15R	DQ12R	DQ9R	DQ6R	DQ3R	DQ0R	DQ0L	DQ3L	DQ6L	DQ9L	DQ12L	DQ15L	DQ18L	DQ21L	DQ23L	DQ25L	NC	

### Notes:

- 2. This ball will represent a next generation Dual-Port feature. For more information about this feature, contact Cypress Sales.

  3. Connect this ball to VDDIO. For more information about this next generation Dual-Port feature contact Cypress Sales.

  4. Connect this ball to VSS. For more information about this next generation Dual-Port feature, contact Cypress Sales.

  5. Leave this ball unconnected. For more information about this feature, contact Cypress Sales.

- 6. Leave this ball unconnected for a 64K x 72 configuration.
  7. Leave this ball unconnected for 128K x 72 and 64K x72 configurations.
  8. These balls are not applicable for CYD18S72V device. They need to be tied to VDDIO.
- These balls are not applicable for CYD18S72V device. They need to be tied to VSS.
   These balls are not applicable for CYD18S72V device. They need to be no connected.



## **Pin Definitions**

Left Port	Right Port	Description
A <sub>0L</sub> -A <sub>17L</sub>	A <sub>0R</sub> -A <sub>17R</sub>	Address Inputs.
BE <sub>0L</sub> –BE <sub>7L</sub>	BE <sub>0R</sub> -BE <sub>7R</sub>	Byte Enable Inputs. Asserting these signals enables Read and Write operations to the corresponding bytes of the memory array.
BUSY <sub>L</sub> <sup>[2,5]</sup>	BUSY <sub>R</sub> <sup>[2,5]</sup>	Port Busy Output. When the collision is detected, a BUSY is asserted.
C <sub>L</sub>	C <sub>R</sub>	Input Clock Signal.
CE0 <sub>L</sub> [9]	CE0 <sub>R</sub> [9]	Active Low Chip Enable Input.
CE1 <sub>L</sub> <sup>[8]</sup>	CE1 <sub>R</sub> <sup>[8]</sup>	Active High Chip Enable Input.
DQ <sub>0L</sub> -DQ <sub>71L</sub>	DQ <sub>0R</sub> -DQ <sub>71R</sub>	Data Bus Input/Output.
ŌĒL	ŌE <sub>R</sub>	Output Enable Input. This asynchronous signal must be asserted LOW to enable the DQ data pins during Read operations.
ĪNT <sub>L</sub>	ĪNT <sub>R</sub>	<b>Mailbox Interrupt Flag Output</b> . The mailbox permits communications between ports. The upper two memory locations can be used for message passing. $\overline{\text{INT}}_{\text{L}}$ is asserted LOW when the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a port is deasserted HIGH when it reads the contents of its mailbox.
LowSPD <sub>L</sub> <sup>[2,4]</sup>	LowSPD <sub>R</sub> <sup>[2,4]</sup>	<b>Port Low Speed Select Input</b> . When operating at less than 100 MHz, the LowSPD disables the port DLL.
PORTSTD[1:0] <sub>L</sub> <sup>[2,4]</sup>	PORTSTD[1:0] <sub>R</sub> <sup>[2,4]</sup>	Port Address/Control/Data I/O Standard Select Input.
$R/\overline{W}_L$	R/W <sub>R</sub>	<b>Read/Write Enable Input</b> . Assert this pin LOW to write to, or HIGH to Read from the dual-port memory array.
READY <sub>L</sub> [2,5]	READY <sub>R</sub> <sup>[2,5]</sup>	<b>Port Ready Output</b> . This signal will be asserted when a port is ready for normal operation.
CNT/MSK <sub>L</sub> <sup>[8]</sup>	CNT/MSK <sub>R</sub> <sup>[8]</sup>	Port Counter/Mask Select Input. Counter control input.
ADS <sub>L</sub> <sup>[9]</sup>	ADS <sub>R</sub> <sup>[9]</sup>	Port Counter Address Load Strobe Input. Counter control input.
CNTEN <sub>L</sub> [9]	CNTEN <sub>R</sub> [9]	Port Counter Enable Input. Counter control input.
CNTRST <sub>L</sub> <sup>[8]</sup>	CNTRST <sub>R</sub> <sup>[8]</sup>	Port Counter Reset Input. Counter control input.
CNTINT <sub>L</sub> <sup>[10]</sup>	CNTINT <sub>R</sub> <sup>[10]</sup>	Port Counter Interrupt Output. This pin is asserted LOW when the unmasked portion of the counter is incremented to all "1s".
WRP <sub>L</sub> <sup>[2,3]</sup>	WRP <sub>R</sub> <sup>[2,3]</sup>	<u>Port Counter Wrap Input</u> . After the burst counter reaches the maximum count, if WRP is low, the unmasked counter bits will be set to 0. If high, the counter will be loaded with the value stored in the mirror register.
RET <sub>L</sub> <sup>[2,3]</sup>	RET <sub>R</sub> [2,3]	Port Counter Retransmit Input. Counter control input.
FTSEL <sub>L</sub> <sup>[2,3]</sup>	FTSEL <sub>R</sub> <sup>[2,3]</sup>	Flow-Through Select. Use this pin to select Flow-Through mode. When is de-asserted, the device is in pipelined mode.
VREF <sub>L</sub> <sup>[2,4]</sup>	VREF <sub>R</sub> <sup>[2,4]</sup>	Port External High-Speed IO Reference Input.
VDDIO <sub>L</sub>	VDDIO <sub>R</sub>	Port IO Power Supply.
REV <sup>[2,4]</sup> L	REV <sup>[2,4]</sup> <sub>R</sub>	Reserved pins for future features.
MF	RST	Master Reset Input. MRST is an asynchronous input signal and affects both ports. A master reset operation is required at power-up.
TRS	T <sup>[2,5]</sup>	JTAG Reset Input.



### Pin Definitions (continued)

Left Port	Right Port	Description						
TI	MS	JTAG Test Mode Select Input. It controls the advance of JTAG TAP state machine. State machine transitions occur on the rising edge of TCK.						
Т	DI	<b>JTAG Test Data Input</b> . Data on the TDI input will be shifted serially into selected registers.						
TO	CK	JTAG Test Clock Input.						
TI	00	<b>JTAG Test Data Output</b> . TDO transitions occur on the falling edge of TCK. TDO is normally three-stated except when captured data is shifted out of the JTAG TAP.						
V	SS	Ground Inputs.						
V <sub>CO</sub>	RE <sup>[11]</sup>	Core Power Supply.						
V-	ΠΤL	LVTTL Power Supply.						

### **Master Reset**

The FLEx72 family devices undergo a complete reset by taking the MRST input LOW. MRST input can switch asynchronously to the clocks. MRST initializes the internal burst counters to zero, and the counter mask registers to all ones (completely unmasked). MRST also forces the mailbox interrupt (INT) flags and the Counter Interrupt (CNTINT) flags HIGH. MRST must be performed on the FLEx72 family devices after power-up.

### **Mailbox Interrupts**

The upper two memory locations may be used for message passing and permit communications between ports. Table 2 shows the interrupt operation for both ports using 18 Mbit device as an example. The highest memory location, 3FFFF is the mailbox for the right port and 3FFFE is the mailbox for the left port. Table 2.shows that in order to set the INT<sub>R</sub> flag, a

write operation by the left port to address 3FFFF will assert INT<sub>R</sub> LOW. At least one byte has to be active for a write to generate an interrupt. A valid Read of the 3FFFF location by the right port will reset INT<sub>R</sub> HIGH. At least one byte has to be active in order for a read to reset the interrupt. When one port writes to the other port's mailbox, the INT of the port that the mailbox belongs to is asserted LOW.

The INT is reset when the owner (port) of the mailbox reads the contents of the mailbox. The interrupt flag is set in a flow-thru mode (i.e., it follows the clock edge of the writing port). Also, the flag is reset in a flow-thru mode (i.e., it follows the clock edge of the reading port)

Each port can read the other port's mailbox without resetting the interrupt. And each port can write to its own mailbox without setting the interrupt. If an application does not require message passing, INT pins should be left open.

**Table 2. Interrupt Operation Example** [1, 12, 13, 14]

		Left	Port		Right Port					
Function	R/W <sub>L</sub>	CEL	A <sub>0L-17L</sub>	INT	R/W <sub>R</sub>	CER	A <sub>0R-17R</sub>	INT <sub>R</sub>		
Set Right INT <sub>R</sub> Flag	L	L	3FFFF	Х	Х	Х	Х	L		
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Н	L	3FFFF	Н		
Set Left INT <sub>L</sub> Flag	Х	Х	Х	L	L	L	3FFFE	Х		
Reset Left INT <sub>L</sub> Flag	Н	L	3FFFE	Н	Х	Х	Х	Х		

### Notes:

 <sup>11.</sup> This family of Dual-Ports does not use V<sub>CORE</sub>, and these pins are internally NC. The next generation Dual-Port family, the FLEx72-E™, will use V<sub>CORE</sub> of 1.5V or 1.8V. Please contact local Cypress FAE for more information.
 12. CE is internal signal. CE = LOW if CE<sub>0</sub> = LOW and CE<sub>1</sub> = HIGH. For a single Read operation, CE only needs to be asserted once at the rising edge of the CLK and can be deasserted after that. Data will be out after the following CLK edge and will be three-stated after the next CLK edge.

<sup>13.</sup> OE is "Don't Care" for mailbox operation.

<sup>14.</sup> At least one of BE0 or BE7 must be LOW.



Table 3. Address Counter and Counter Mask Register Control Operation (Any Port) [15,16]

CLK	MRST	CNT/MSK	CNTRST	ADS	CNTEN	Operation	Description
Х	L	Х	Х	Х	Х	Master Reset	Reset address counter to all 0s and mask register to all 1s
	Н	Н	L	Х	Х	Counter Reset	Reset counter unmasked portion to all 0s
	Н	Н	Н	L	L	Counter Load	Load counter with external address value presented on address lines
	Н	Н	Н	L	Н	Counter Readback	Read out counter internal value on address lines
	Н	Н	Н	Н	L	Counter Increment	Internally increment address counter value
	Н	Н	Н	Н	Н	Counter Hold	Constantly hold the address value for multiple clock cycles
	Н	L	L	Х	Х	Mask Reset	Reset mask register to all 1s
	Н	L	Н	L	L	Mask Load	Load mask register with value presented on the address lines
	Н	L	Н	L	Н	Mask Readback	Read out mask register value on address lines
	Н	L	Н	Н	Х	Reserved	Operation undefined

## Address Counter and Mask Register Operations<sup>[17]</sup>

This section describes the features only apply to 4 Mbit and 9 Mbit devices, not to 18 Mbit device. Each port have a programmable burst address counter. The burst counter contains three registers: a counter register, a mask register, and a mirror register.

The **counter register** contains the address used to access the RAM array. It is changed only by the Counter Load, Increment, Counter Reset, and by master reset (MRST) operations.

The **mask register** value affects the Increment and Counter Reset operations by preventing the corresponding bits of the counter register from changing. It also affects the counter interrupt output (CNTINT). The mask register is changed only by the Mask Load and Mask Reset operations, and by the MRST. The mask register defines the counting range of the counter register. It divides the counter register into two regions: zero or more "0s" in the most significant bits define the masked region, one or more "1s" in the least significant bits define the unmasked region. Bit 0 may also be "0," masking the least significant counter bit and causing the counter to increment by two instead of one.

The mirror register is used to reload the counter register on increment operations (see "retransmit," below). It always contains the value last loaded into the counter register, and is changed only by the Counter Load, and Counter Reset operations, and by the MRST.

Table 3 summarizes the operation of these registers and the required input control signals. The MRST control signal is

15. X" = "Don't Care," "H" = HIGH, "L" = LOW.

16. Counter operation and mask register operation is independent of chip enables.

asynchronous. All the other control signals in Table 3 (CNT/MSK, CNTRST, ADS, CNTEN) are synchronized to the port's CLK. All these counter and mask operations are independent of the port's chip enable inputs (CE0 and CE1).

Counter enable (CNTEN) inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast, interleaved memory applications. A port's burst counter is loaded when the port's address strobe (ADS) and CNTEN signals are LOW. When the port's CNTEN is asserted and the ADS is deasserted, the address counter will increment on each LOW to HIGH transition of that port's clock signal. This will Read/Write one word from/into each successive address location until CNTEN is deasserted. The counter can address the entire memory array, and will loop back to the start. Counter reset (CNTRST) is used to reset the unmasked portion of the burst counter to 0s. A counter-mask register is used to control the counter

### **Counter Reset Operation**

All unmasked bits of the counter and mirror registers are reset to "0." All masked bits remain unchanged. A Mask Reset followed by a Counter Reset will reset the counter and mirror registers to 00000, as will master reset (MRST).

### **Counter Load Operation**

The address counter and mirror registers are both loaded with the address value presented at the address lines.

<sup>17.</sup> The CYD04S72V has 16 address bits and a maximum address value of FFFF. The CYD09S72V has 17 address bits and a maximum address value of 1FFFF. The CYD18S72V has 18 address bits and a maximum address value of 3FFFF.



### **Counter Increment Operation**

Once the address counter register is initially loaded with an external address, the counter can internally increment the address value, potentially addressing the entire memory array. Only the unmasked bits of the counter register are incremented. The corresponding bit in the mask register must be a "1" for a counter bit to change. The counter register is incremented by 1 if the least significant bit is unmasked, and by 2 if it is masked. If all unmasked bits are "1," the next increment will wrap the counter back to the initially loaded value. If an Increment results in all the unmasked bits of the counter being "1s," a counter interrupt flag (CNTINT) is asserted. The next Increment will return the counter register to its initial value, which was stored in the mirror register. The counter address can instea<u>d be forced to loop</u> to 00000 by externally connecting CNTINT to CNTRST.  $^{[18]}$  An increment that results in one or more of the unmasked bits of the counter being "0" will de-assert the counter interrupt flag. The example in Figure 2 shows the counter mask register loaded with a mask value of 0003Fh unmasking the first 6 bits with bit "0" as the LSB and bit "16" as the MSB. The maximum value the mask register can be loaded with is 1FFFFh. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of 8h. The base address bits (in this case, the 6th address through the 16th address) are loaded with an address value but do not increment once the counter is configured for increment operation. The counter address will start at address 8h. The counter will increment its internal address value till it reaches the mask register value of 3Fh. The counter wraps around the memory block to location 8h at the next count. CNTINT is issued when the counter reaches its maximum value.

### **Counter Hold Operation**

The value of all three registers can be constantly maintained unchanged for an unlimited number of clock cycles. Such operation is useful in applications where wait states are needed, or when address is available a few cycles ahead of data in a shared bus interface.

### **Counter Interrupt**

The counter interrupt (CNTINT) is asserted LOW when an increment operation results in the unmasked portion of the counter register being all "1s." It is deasserted HIGH when an Increment operation results in any other value. It is also de-asserted by Counter Reset, Counter Load, Mask Reset and Mask Load operations, and by MRST.

### **Counter Readback Operation**

The internal value of the counter register can be read out on the address lines. Readback is pipelined; the address will be

18. CNTINT and CNTRST specs are guaranteed by design to operate properly at speed grade operating frequency when tied together.

valid  $t_{CA2}$  after the next rising edge of the port's <u>clo</u>ck. If address readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. Figure 1 shows a block diagram of the operation.

### Retransmit

Retransmit is a feature that allows the Read of a block of memory more than once without the need to reload the initial address. This eliminates the need for external logic to store and route data. It also reduces the complexity of the system design and saves board space. An internal "mirror register" is used to store the initially loaded address counter value. When the counter unmasked portion reaches its maximum value set by the mask register, it wraps back to the initial value stored in this "mirror register." If the counter is continuously configured in increment mode, it increments again to its maximum value and wraps back to the value initially stored into the "mirror register." Thus, the repeated access of the same data is allowed without the need for any external logic.

### **Mask Reset Operation**

The mask register is reset to all "1s," which unmasks every bit of the counter. Master reset (MRST) also resets the mask register to all "1s."

### **Mask Load Operation**

The mask register is loaded with the address value presented at the address lines. Not all values permit correct increment operations. Permitted values are of the form  $2^n-1$  or  $2^n-2$ . From the most significant bit to the least significant bit, permitted values have zero or more "0s," one or more "1s," or one "0." Thus 1FFFF, 003FE, and 00001 are permitted values, but 1F0FF, 003FC, and 00000 are not.

### Mask Readback Operation

The internal value of the mask register can be read out on the address lines. Readback is pipelined; the address will be valid  $t_{CM2}$  after the next rising edge of the port's clock. If mask readback occurs while the port is enabled (CE0 LOW and CE1 HIGH), the data lines (DQs) will be three-stated. Figure 1 shows a block diagram of the operation.

### **Counting by Two**

When the least significant bit of the mask register is "0," the counter increments by two. This may be used to connect the x72 devices as a 144-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 144-bit data in even memory locations, and the other half in odd memory locations.






Figure 1. Counter, Mask, and Mirror Logic Block Diagram<sup>[1]</sup>






Figure 2. Programmable Counter-Mask Register Operation<sup>[1, 19]</sup>

### IEEE 1149.1 Serial Boundary Scan (JTAG)[20]

The FLEx72 incorporates an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The TAP operates using JEDEC-standard 3.3V I/O logic levels. It is composed of three input connections and one output connection required by the test logic defined by the standard.

### **Performing a TAP Reset**

A reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This reset does not affect the operation of the FLEx72 family and may be performed while the device is operating. An MRST must be performed on the FLEx72 after power-up.

### Performing a Pause/Restart

When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the scan chain will output the next bit in the chain twice. For example, if the value expected from the chain is 1010101, the device will output a 11010101. This extra bit will cause some testers to report an erroneous failure for the FLEx72 in a scan test. Therefore the tester should be configured to never enter the PAUSE-DR state.

### **Boundary Scan Hierarchy for FLEx72 Family**

Internally, the CYD04S72V and CYD09S72V have two DIEs while CYD18S72V have four DIEs. Each DIE contains all the circuitry required to support boundary scan testing. The circuitry includes the TAP, TAP controller, instruction register, and data registers. The circuity and operation of the DIE boundary scan are described in detail below. The scan chain of each DIE is connected serially to form the scan chain of the FLEx72 family as shown in *Figure 3*. TMS and TCK are connected in parallel to each DIE to drive all 4 TAP controllers in unison. In many cases, each DIE will be supplied with the same instruction. In other cases, it might be useful to supply different instructions to each DIE. One example would be testing the device ID of one DIE while bypassing the others.


Each pin of FLEx72 family is typically connected to multiple DIEs. For connectivity testing with the EXTEST instruction, it is desirable to check the internal connections between DIEs as well as the external connections to the package. This can be accomplished by merging the netlist of the devices with the netlist of the user's circuit board. To facilitate boundary scan testing of the devices, Cypress provides the BSDL file for each DIE, the internal netlist of the device, and a description of the device scan chain. The user can use these materials to easily integrate the devices into the board's boundary scan environment. Further information can be found in the Cypress application note *Using JTAG Boundary Scan For System In a Package (SIP) Dual-Port SRAMs*.

### Notes:

19. The "X" in this diagram represents the counter upper bits.

20. Boundary scan is IEEE 1149.1-compatible. See "Performing a Pause/Restart" for deviation from strict 1149.1 compliance.








Figure 3. Scan Chain

**Table 4. Identification Register Definitions** 

Instruction Field	Value	Description
Revision Number(31:28)	0h	Reserved for version number
Cypress Device(27:12)	C002h	Defines Cypress DIE number for CYD18S72V and CYD09S72V
	C001h	Defines Cypress DIE number for CYD04S72V
Cypress JDEC ID(11:1)	034h	Allows unique identification of FLEx72 family device vendor
ID Register Presence (0)	1	Indicates the presence of an ID register

**Table 5. Scan Registers Sizes** 

Register Name	Bit Size
Instruction	4
Bypass	1
Identification	32
Boundary Scan	n <sup>[21]</sup>

**Table 6. Instruction Identification Codes** 

Instruction	Code	Description
EXTEST	0000	Captures the Input/Output ring contents. Places the BSR between the TDI and TDO
BYPASS	1111	Places the BYR between TDI and TDO
IDCODE	1011	Loads the IDR with the vendor ID code and places the register between TDI and TDO
HIGHZ	0111	Places BYR between TDI and TDO. Forces all FLEx72 output drivers to a High-Z state
CLAMP	0100	Controls boundary to 1/0. Places BYR between TDI and TDO
SAMPLE/PRELOAD	1000	Captures the input/output ring contents. Places BSR between TDI and TDO
NBSRST	1100	Resets the non-boundary scan logic. Places BYR between TDI and TDO
RESERVED	All other codes	Other combinations are reserved. Do not use other than the above

Note:

21. See details in the device BSDL files.



## Maximum Ratings<sup>[22]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ...... –65°C to + 150°C Ambient Temperature with Supply Voltage to Ground Potential ..... -0.5V to + 4.6V DC Voltage Applied to Outputs in High-Z State.....-0.5V to V<sub>DD</sub> + 0.5V DC Input Voltage.....-0.5V to  $V_{DD} + 0.5V^{[23]}$ 

20 mA
> 2000V
>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>CORE</sub> [11]
Commercial	0°C to +70°C	3.3V ± 165 mV	$1.8V \pm 100  \text{mV}$
Industrial	–40°C to +85°C	3.3V ± 165 mV	1.8V ± 100mV

### **Electrical Characteristics** Over the Operating Range

				-167			-133			-100		
Parameter	Description	Part No.	Min.	Тур	Max	Min.	Тур	Max	Min.	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage (V <sub>DD</sub> = Min., I <sub>OH</sub> = -4.0 mA)					2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage (V <sub>DD</sub> = Min., I <sub>OL</sub> = +4.0 mA)				0.4			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0			2.0			2.0			V
V <sub>IL</sub>	Input LOW Voltage				0.8			0.8			8.0	V
l <sub>oz</sub>	Output Leakage Current		-10		10	-10		10	-10		10	μА
I <sub>IX1</sub>	Input Leakage Current Exce	-10		10	-10		10	-10		10	μА	
I <sub>IX2</sub>	Input Leakage Current TDI,	-0.1		1.0	-0.1		1.0	-0.1		1.0	mA	
I <sub>CC</sub>	Operating Current	CYD04S72V		225	300		225	300				mA
	(V <sub>DD</sub> = Max.,I <sub>OUT</sub> = 0 mA), Outputs Disabled	CYD09S72V		406	580		350	500				
		CYD18S72V					410	580		315	450	mA
I <sub>SB1</sub>	Standby Current	CYD04S72V		90	115		90	115				mA
	$\frac{\text{(Both Ports TTL Level)}}{\text{CE}_{L} \text{ and CE}_{R} \ge V_{IH}, f = f_{MAX}}$	CYD09S72V		105	150		105	150				
I <sub>SB2</sub>	Standby Current	CYD04S72V		160	210		160	210				mA
	(One Port TTL Level) CE <sub>L</sub>   CE <sub>R</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub>	CYD09S72V		266	380		266	380				
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Level) $CE_L$ and $CE_R \ge V_{DD} - 0.2V$ , $f = 0$	CYD04S72V CYD09S72V		55	75		55	75				mA
I <sub>SB4</sub>	Standby Current	CYD04S72V		160	210		160	210				mA
	(One Port CMOS Level) $CE_L \mid CE_R \ge V_{IH}$ , $f = f_{MAX}$	CYD09S72V		224	320		224	320				
I <sub>SB5</sub>	Operating Current (VDDIO = Max, lout = 0 mA, f = 0) Outputs Disabled	CYD18S72V						75			75	mA
I <sub>CORE</sub> <sup>[11]</sup>	Core Operating Current for I <sub>OUT</sub> = 0 mA), Outputs Disa			0	0		0	0		0	0	mA


<sup>22.</sup> The voltage on any input or I/O pin can not exceed the power pin during power-up. 23. Pulse width < 20 ns.



## Capacitance<sup>[24]</sup>

Part#	Parameter	Description	Test Conditions	Max	Unit
CYD04S72V	C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1 \text{ MHz}$ ,	20	pF
CYD09S72V	C <sub>OUT</sub>	Output Capacitance	V <sub>DD</sub> = 3.3V	10 <sup>[25]</sup>	pF
CYD18S72V	C <sub>IN</sub>	Input Capacitance		40	pF
	C <sub>OUT</sub>	Output Capacitance		20	pF

### **AC Test Load and Waveforms**



## **Switching Characteristics** Over the Operating Range

		-1	67		-1	33		-1	00	
			4S72V 9S72V		4S72V 9S72V	CYD1	8S72V	CYD1	8S72V	•
Parameter	Description	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Unit
f <sub>MAX2</sub>	Maximum Operating Frequency		167		133		133		100	MHz
t <sub>CYC2</sub>	Clock Cycle Time	6.0		7.5		7.5		10		ns
t <sub>CH2</sub>	Clock HIGH Time	2.7		3.0		3.4		4.5		ns
t <sub>CL2</sub>	Clock LOW Time	2.7		3.0		3.4		4.5		ns
t <sub>R</sub> <sup>[26]</sup>	Clock Rise Time		2.0		2.0		2.0		3.0	ns
t <sub>F</sub> <sup>[26]</sup>	Clock Fall Time		2.0		2.0		2.0		3.0	ns
t <sub>SA</sub>	Address Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HA</sub>	Address Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SB</sub>	Byte Select Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HB</sub>	Byte Select Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SC</sub>	Chip Enable Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HC</sub>	Chip Enable Hold Time	0.6		0.6		NA		NA		ns
t <sub>SW</sub>	R/W Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HW</sub>	R/W Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SD</sub>	Input Data Set-up Time	2.3		2.5		2.2		2.7		ns
t <sub>HD</sub>	Input Data Hold Time	0.6		0.6		1.0		1.0		ns
t <sub>SAD</sub>	ADS Set-up Time	2.3		2.5		NA		NA		ns

### Notes:

24. C<sub>OUT</sub> also references C<sub>I/O</sub>.
25. Except INT and CNTINT which are 20 pF.

26. Except JTAG signal ( $t_R$  and  $t_F$  < 10 ns max).



## **Switching Characteristics** Over the Operating Range (continued)

		-1	67		-1	33		-1	00	
			4S72V 9S72V		4S72V 9S72V	CYD1	8S72V	CYD1	8S72V	
Parameter	Description	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Unit
t <sub>HAD</sub>	ADS Hold Time	0.6		0.6		NA		NA		ns
t <sub>SCN</sub>	CNTEN Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HCN</sub>	CNTEN Hold Time	0.6		0.6		NA		NA		ns
t <sub>SRST</sub>	CNTRST Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HRST</sub>	CNTRST Hold Time	0.6		0.6		NA		NA		ns
t <sub>SCM</sub>	CNT/MSK Set-up Time	2.3		2.5		NA		NA		ns
t <sub>HCM</sub>	CNT/MSK Hold Time	0.6		0.6		NA		NA		ns
t <sub>OE</sub>	Output Enable to Data Valid		4.0		4.4		5.5		5.5	ns
t <sub>OLZ</sub> [27, 28]	OE to Low Z	0		0		0		0		ns
t <sub>OHZ</sub> [27, 28]	OE to High Z	0	4.0	0	4.4	0	5.5	0	5.5	ns
t <sub>CD2</sub>	Clock to Data Valid		4.0		4.4		5.0		5.2	ns
t <sub>CA2</sub>	Clock to Counter Address Valid		4.0		4.4		NA		NA	ns
t <sub>CM2</sub>	Clock to Mask Register Readback Valid		4.0		4.4		NA		NA	ns
t <sub>DC</sub>	Data Output Hold After Clock HIGH	1.0		1.0		1.0		1.0		ns
t <sub>CKHZ</sub> [27, 28]	Clock HIGH to Output High Z	0	4.0	0	4.4	0	4.7	0	5.0	ns
t <sub>CKLZ</sub> [27, 28]	Clock HIGH to Output Low Z	1.0	4.0	1.0	4.4	1.0	4.7	1.0	5.0	ns
t <sub>SINT</sub>	Clock to INT Set Time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10	ns
t <sub>RINT</sub>	Clock to INT Reset Time	0.5	6.7	0.5	7.5	0.5	7.5	0.5	10	ns
t <sub>SCINT</sub>	Clock to CNTINT Set Time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
t <sub>RCINT</sub>	Clock to CNTINT Reset time	0.5	5.0	0.5	5.7	NA	NA	NA	NA	ns
Port to Por	t Delays									•
t <sub>CCS</sub>	Clock to Clock Skew	5.2		6.0		5.7		8.0		ns
Master Res	et Timing									•
t <sub>RS</sub>	Master Reset Pulse Width	5.0		5.0		5.0		5.0		cycles
t <sub>RSS</sub>	Master Reset Set-up Time	6.0		6.0		6.0		8.5		ns
t <sub>RSR</sub>	Master Reset Recovery Time	5.0		5.0		5.0		5.0		cycles
t <sub>RSF</sub>	Master Reset to Outputs Inactive		10.0		10.0		10.0		10.0	ns
t <sub>RSCNTINT</sub>	Master Reset to Counter Interrupt Flag Reset Time		10.0		10.0		NA		NA	ns


Notes:
27. This parameter is guaranteed by design, but is not production tested.
28. Test conditions used are Load 2.



## **JTAG Timing Characteristics**


		CYD04 CYD09 CYD18 -167/-1	9S72V 3S72V	
Parameter	Description	Min.	Max	Unit
f <sub>JTAG</sub>	Maximum JTAG TAP Controller Frequency		10	MHz
t <sub>TCYC</sub>	TCK Clock Cycle Time	100		ns
t <sub>TH</sub>	TCK Clock HIGH Time	40		ns
t <sub>TL</sub>	TCK Clock LOW Time	40		ns
t <sub>TMSS</sub>	TMS Set-up to TCK Clock Rise	10		ns
t <sub>TMSH</sub>	TMS Hold After TCK Clock Rise	10		ns
t <sub>TDIS</sub>	TDI Set-up to TCK Clock Rise	10		ns
t <sub>TDIH</sub>	TDI Hold After TCK Clock Rise	10		ns
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		30	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns

## **Switching Waveforms**






### **Master Reset**



 $\textbf{Read Cycle}^{[12,\ 29,\ 30,\ 31,\ 32]}$ 



- Notes:

  29. OE is asynchronously controlled; all other inputs (excluding MRST and JTAG) are synchronous to the rising clock edge.


  30. ADS = CNTEN = LOW, and MRST = CNTRST = CNT/MSK = HIGH.

  31. The output is disabled (high-impedance state) by CE = V<sub>IL</sub> following the next rising edge of the clock.


  32. Addresses do not have to be accessed sequentially since ADS = CNTEN = V<sub>IL</sub> with CNT/MSK = V<sub>IH</sub> constantly loads the address on the rising edge of the CLK. Numbers are for reference only.



## Bank Select Read<sup>[33, 34]</sup>



## Read-to-Write-to-Read ( $\overline{\text{OE}}$ = LOW)<sup>[32, 35, 36, 37, 38]</sup>




### Notes:

- 33. In this depth-expansion example, B1 represents Bank #1 and B2 is Bank #2; each bank consists of one Cypress FLEx72 device from this data sheet. ADDRESS<sub>(B1)</sub> = ADDRESS<sub>(B2)</sub>.
- 34. ADS = CNTEN = BE0 BE7 = OE = LOW; MRST = CNTRST = CNT/MSK = HIGH.
  35. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
- 36. During "No Operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.
- 37.  $\overline{CE_0} = \overline{OE} = \overline{BE0} \overline{BE7} = \overline{LOW}$ ;  $\overline{CE_1} = \overline{R/W} = \overline{CNTRST} = \overline{MRST} = \overline{HIGH}$ .


  38.  $\overline{CE_0} = \overline{BE0} \overline{BE7} = R/\overline{W} = \overline{LOW}$ ;  $\overline{CE_1} = \overline{CNTRST} = \overline{MRST} = \overline{CNT/MSK} = \overline{HIGH}$ . When  $R/\overline{W}$  first switches low, since  $\overline{OE} = \overline{LOW}$ , the Write operation cannot be completed (labelled as no operation). One clock cycle is required to three-state the I/O for the Write operation on the next rising edge of CLK.



## $\textbf{Read-to-Write-to-Read} \; (\overline{\textbf{OE}} \; \textbf{Controlled})^{[32,\;35,\;37,\;38]}$




## Read with Address Counter Advance $^{[37]}$






## Write with Address Counter Advance [38]






Counter Reset [39, 40]



Notes: 39.  $\overline{CE}_0 = \overline{BE0} - \overline{BE7} = LOW$ ;  $CE_1 = \overline{MRST} = CNT/\overline{MSK} = HIGH$ . 40. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.



## Readback State of Address Counter or Mask Register<sup>[41, 42, 43, 44]</sup>




### Notes:

- 41.  $\overline{CE_0} = \overline{OE} = \overline{BE0} \overline{BE7} = LOW$ ;  $\overline{CE_1} = R/W = \overline{CNTRST} = \overline{MRST} = HIGH$ .
- 42. Address in output mode. Host must not be driving address bus after t<sub>CKLZ</sub> in next clock cycle.
- 43. Address in input mode. Host can drive address bus after t<sub>CKHZ</sub>.
  44. An \* is the internal value of the address counter (or the mask register depending on the CNT/MSK level) being Read out on the address lines.



## Left\_Port (L\_Port) Write to Right\_Port (R\_Port) Read<sup>[45, 46, 47]</sup>



Notes:


45. CE<sub>0</sub> = OE = ADS = CNTEN = BEO - BE7 = LOW; CE<sub>1</sub> = CNTRST = MRST = CNT/MSK = HIGH.

46. This timing is valid when one port is writing, and other port is reading the same location at the same time. If t<sub>CCS</sub> is violated, indeterminate data will be Read out.


47. If t<sub>CCS</sub> < minimum specified value, then R\_Port will Read the most recent data (written by L\_Port) only (2 \* t<sub>CYC2</sub> + t<sub>CD2</sub>) after the rising edge of R\_Port's clock. If t<sub>CCS</sub> ≥ minimum specified value, then R\_Port will Read the most recent data (written by L\_Port) (t<sub>CYC2</sub> + t<sub>CD2</sub>) after the rising edge of R\_Port's clock.



## Counter Interrupt and Retransmit<sup>[48, 49, 50, 51, 52]</sup>



## **Mailbox Interrupt Timing**[53, 54, 55, 56, 57]



- Notes:  $48.\overline{CE_0} = \overline{OE} = \overline{BEO} \overline{BE7} = LOW; CE_1 = R/\overline{W} = \overline{CNTRST} = \overline{MRST} = HIGH.$   $49.\overline{CNTINT}$  is always driven.
- 50. CNTINT goes LOW when the unmasked portion of the address counter is incremented to the maximum value.
  51. The mask register assumed to have the value of 1FFFFh.
- 52. Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.

  53. CE<sub>0</sub> = OE = ADS = CNTEN = LOW; CE<sub>1</sub> = CNTRST = MRST = CNT/MSK = HIGH.

  54. Address "1FFFF" is the mailbox location for R\_Port.

  55. L\_Port is configured for Write operation, and R\_Port is configured for Read operation.

- 56. At least one byte enable (B0 B3) is required to be active during interrupt operations.

  57. Interrupt flag is set with respect to the rising edge of the Write clock, and is reset with respect to the rising edge of the Read clock.



Table 7. Read/Write and Enable Operation (Any Port)  $^{[1,\ 15,\ 58,\ 59,\ 60]}$ 

		Inputs			Outputs	
OE	CLK	CE <sub>0</sub>	CE <sub>1</sub>	R/W	DQ <sub>0</sub> – DQ <sub>71</sub>	Operation
X		Н	X	Х	High-Z	Deselected
Х		Х	L	Х	High-Z	Deselected
Х		L	Н	L	D <sub>IN</sub>	Write
L		L	Н	Н	D <sub>OUT</sub>	Read
Н	Х	L	Н	Х	High-Z	Outputs Disabled

## **Ordering Information**

	256K × 72 (18-Mb	oit) 3.3V Synchron	ous CYD18S72V Dual-Port SRAM	
Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
133	CYD18S72V-133BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD18S72V-133BBXC	BB484	484-ball Pb-Free Ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD18S72V-133BBI	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Industrial
100	CYD18S72V-100BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD18S72V-100BBXC	BB484	484-ball Pb-Free Ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD18S72V-100BBI	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Industrial
	CYD18S72V-100BBXI	BB484	484-ball Pb-Free Ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Industrial

## 128K × 72 (9-Mbit) 3.3V Synchronous CYD09S72V Dual-Port SRAM

167	CYD09S72V-167BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
133	CYD09S72V-133BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD09S72V-133BBI	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Industrial

## 64K x 72 (4-Mbit) 3.3 Synchronous CYD04S72V Dual-Port SRAM

167	CYD04S72V-167BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
133	CYD04S72V-133BBC	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Commercial
	CYD04S72V-133BBI	BB484	484-ball Grid Array 23 mm x 23 mm with 1.0-mm pitch (FBGA)	Industrial

Notes:

58. OE is an asynchronous input signal.

59. When <u>CE</u> changes state, deselection and Read happen after one cycle of latency.


60. <u>CE</u><sub>0</sub> = <u>OE</u> = LOW; CE<sub>1</sub> = R/W = HIGH.



### **Package Diagram**

### 484-ball FBGA (23 mm x 23 mm x 1.6 mm) BB484

BOTTOM VIEW



FLEx72 and FLEx72-E are trademarks of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.



## **Document History Page**

06/17/03 08/01/03	Orig. of Change SPN SPN	Description of Change  New Data Sheet  Added -133 speed bin Updated spec values for I <sub>CC,</sub> t <sub>HA,</sub> t <sub>HB,</sub> t <sub>HW,</sub> t <sub>HD</sub>
		Added -133 speed bin
08/01/03	SPN	Added -133 speed bin
		Added new parameter I <sub>CC1</sub> Added bank select read and read to write to read (OE=low) timing diagram.
09/18/03	SPN	Updated spec values for $t_{OE}$ , $t_{OHZ}$ , $t_{CL2}$ , $t_{HA}$ , $t_{HB}$ , $t_{HW}$ , $t_{HD}$ , $t_{CC}$ , $t_{SB5}$ , $t_{SA}$ , $t_{SB}$ , $t_{SN}$ , $t_{SD}$ , $t_{CD2}$ Updated read to write ( $\overline{OE}$ =low) timing diagram Updated Master Reset values for $t_{RS}$ , $t_{RSR}$ , $t_{RSF}$ Updated pinout Updated $V_{CORE}$ voltage range
09/30/03	SPN	Updated package diagram Updated t <sub>CD2</sub> value on first page Removed Preliminary status
See ECN	WWZ	Added 4 Mbit and 9 Mbit x72 devices into the data sheet with updated pinout pin description table, power table, and timing table Changed title Added Preliminary status to reflect the addition of 4 Mbit and 9 Mbit devices Removed FLEx72-E from the document Added counter related functions for 4 Mbit and 9 Mbit Removed standard JTAG description Updated block diagram Updated pinout with FTSEL and one more PORTSTD pins per port Updated tRSF of CYD18S72V value
See ECN	WWZ	Change pinout D15 from REV[2,4] to VSS to reflect SC pin removal
See ECN	AEQ	Changed pinout K3 from NC to NC[2,5] Changed pinout K20 from NC to NC[2,5] Changed pinout D15 from VSS to NC Changed pinout D8 and M3 from REVL[2,4] to VSS Changed pinout M20 and W15 from REVR[2,4] to VSS
See ECN	PCX	VREF Pin Definition Updated Added Pb-Free Part Ordering Informations
See ECN	YDT	Added note for V <sub>CORE</sub> Changed notes for PORTSTD to VSS Changed ICC, ISB1, ISB2 and ISB4 number for CYD09S72V per PE reques
See ECN	YDT	Changed CYDxxS72AV to CYDxxS72V (rev. A not implemented)
	See ECN See ECN See ECN See ECN See ECN	O9/30/03 SPN  See ECN WWZ  See ECN AEQ  See ECN PCX  See ECN YDT