



# STK14C88-3

## 32K x 8 *AutoStore*™ nvSRAM

### *QuantumTrap*™ CMOS

### Nonvolatile Static RAM


#### FEATURES

- 35ns, 45ns and 55ns Access Times
- “Hands-off” Automatic *STORE* with External 68μF Capacitor on Power Down
- *STORE* to nonvolatile elements Initiated by Hardware, Software or *AutoStore*™
- *RECALL* to SRAM Initiated by Software or Power Restore
- 10mA Typical  $I_{CC}$  at 200ns Cycle Time
- Unlimited READ, WRITE and *RECALL* Cycles
- 1,000,000 *STORE* Cycles to nonvolatile elements (Commercial/Industrial)
- 100-Year Data Retention in nonvolatile elements (Commercial/Industrial)
- Single 3.3V  $\pm$  0.3V Operation
- Commercial and Industrial Temperatures
- 32-Pin SOIC and DIP Packages



#### DESCRIPTION

The Simtek STK14C88-3 is a fast static RAM with a nonvolatile element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent, non-volatile data resides in nonvolatile elements. Data transfers from the SRAM to the nonvolatile elements (the *STORE* operation) can take place automatically on power down. A 68μF or larger capacitor tied from  $V_{CAP}$  to ground guarantees the *STORE* operation, regardless of power-down slew rate or loss of power from “hot swapping”. Transfers from the nonvolatile elements to the SRAM (the *RECALL* operation) take place automatically on restoration of power. Initiation of *STORE* and *RECALL* cycles can also be software controlled by entering specific read sequences. A hardware *STORE* may be initiated with the HSB pin.

#### BLOCK DIAGRAM



#### PIN CONFIGURATIONS



#### PIN NAMES

A <sub>0</sub> - A <sub>14</sub>	DQ <sub>0</sub> - DQ <sub>7</sub>	$\bar{E}$	$\bar{W}$	$\bar{G}$	$\bar{HSB}$	V <sub>CCX</sub>	V <sub>CAP</sub>	V <sub>SS</sub>
Address Inputs	Data In/Out	Chip Enable	Write Enable	Output Enable	Hardware Store Busy (I/O)	Power (+ 3.3V)	Capacitor	Ground

48 - SSOP  
(not to scale)

## ABSOLUTE MAXIMUM RATINGS<sup>a</sup>

Voltage on Input Relative to Ground . . . . . -0.5V to 4.5V  
 Voltage on Input Relative to  $V_{SS}$  . . . . . -0.6V to ( $V_{CC} + 0.5V$ )  
 Voltage on DQ<sub>0-7</sub> or HSB . . . . . -0.5V to ( $V_{CC} + 0.5V$ )  
 Temperature under Bias . . . . . -55°C to 125°C  
 Storage Temperature . . . . . -65°C to 150°C  
 Power Dissipation . . . . . 1W  
 DC Output Current (1 output at a time, 1s duration) . . . . . 15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC CHARACTERISTICS

$$(V_{CC} = 3.0V-3.6V)^e$$

SYMBOL	PARAMETER	COMMERCIAL		INDUSTRIAL		UNITS	NOTES
		MIN	MAX	MIN	MAX		
$I_{CC1}^b$	Average $V_{CC}$ Current		50 42 37		52 44 39	mA	$t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$ $t_{AVAV} = 55ns$
$I_{CC2}^c$	Average $V_{CC}$ Current during <i>STORE</i>		3		3	mA	All Inputs Don't Care, $V_{CC} = \max$
$I_{CC3}^b$	Average $V_{CC}$ Current at $t_{AVAV} = 200ns$ 5V, 25°C, Typical		9		9	mA	$\overline{W} \geq (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
$I_{CC4}^c$	Average $V_{CAP}$ Current during <i>AutoStore™</i> Cycle		2		2	mA	All Inputs Don't Care
$I_{SB1}^d$	Average $V_{CC}$ Current (Standby, Cycling TTL Input Levels)		18 16 15		19 17 16	mA	$t_{AVAV} = 35ns, \overline{E} \geq V_{IH}$ $t_{AVAV} = 45ns, \overline{E} \geq V_{IH}$ $t_{AVAV} = 55ns, \overline{E} \geq V_{IH}$
$I_{SB2}^d$	$V_{CC}$ Standby Current (Standby, Stable CMOS Input Levels)		1		1	mA	$\overline{E} \geq (V_{CC} - 0.2V)$ All Others $V_{IN} \leq 0.2V$ or $\geq (V_{CC} - 0.2V)$
$I_{ILK}$	Input Leakage Current		$\pm 1$		$\pm 1$	$\mu A$	$V_{CC} = \max$ $V_{IN} = V_{SS}$ to $V_{CC}$
$I_{OLK}$	Off-State Output Leakage Current		$\pm 1$		$\pm 1$	$\mu A$	$V_{CC} = \max$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \geq V_{IH}$
$V_{IH}$	Input Logic "1" Voltage	2.2	$V_{CC} + .5$	2.2	$V_{CC} + .5$	V	All Inputs
$V_{IL}$	Input Logic "0" Voltage	$V_{SS} - .5$	0.8	$V_{SS} - .5$	0.8	V	All Inputs
$V_{OH}$	Output Logic "1" Voltage	2.4		2.4		V	$I_{OUT} = -4mA$ except $\overline{HSB}$
$V_{OL}$	Output Logic "0" Voltage		0.4		0.4	V	$I_{OUT} = 8mA$ except $\overline{HSB}$
$V_{BL}$	Logic "0" Voltage on $\overline{HSB}$ Output		0.4		0.4	V	$I_{OUT} = 3mA$
$T_A$	Operating Temperature	0	70	-40	85	°C	

Note b:  $I_{CC1}$  and  $I_{CC3}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c:  $I_{CC2}$  and  $I_{CC4}$  are the average currents required for the duration of the respective *STORE* cycles ( $t_{STORE}$ ).

Note d:  $\overline{E} \geq V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.

Note e:  $V_{CC}$  reference levels throughout this datasheet refer to  $V_{CCX}$ .

## AC TEST CONDITIONS

Input Pulse Levels . . . . .	0V to 3V
Input Rise and Fall Times . . . . .	$\leq 5ns$
Input and Output Timing Reference Levels . . . . .	1.5V
Output Load . . . . .	See Figure 1

## CAPACITANCE<sup>f</sup> ( $T_A = 25^\circ C, f = 1.0MHz$ )

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
$C_{IN}$	Input Capacitance	5	pF	$\Delta V = 0$ to 3V
$C_{OUT}$	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note f: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

## SRAM READ CYCLES #1 &amp; #2



$$(V_{CC} = 3.0V-3.6V)^e$$

NO.	SYMBOLS		PARAMETER	STK14C88-3-35		STK14C88-3-45		STK14C88-3-55		UNITS
	#1, #2	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	
1	$t_{ELQV}$	$t_{ACS}$	Chip Enable Access Time		35		45		55	ns
2	$t_{AVAV}^g$	$t_{RC}$	Read Cycle Time	35		45		55		ns
3	$t_{AVQV}^h$	$t_{AA}$	Address Access Time		35		45		55	ns
4	$t_{GLQV}$	$t_{OE}$	Output Enable to Data Valid		15		20		25	ns
5	$t_{AXQX}^h$	$t_{OH}$	Output Hold after Address Change	5		5		5		ns
6	$t_{ELQX}$	$t_{LZ}$	Chip Enable to Output Active	5		5		5		ns
7	$t_{EHQZ}^i$	$t_{HZ}$	Chip Disable to Output Inactive		13		15		20	ns
8	$t_{GLQX}$	$t_{OLZ}$	Output Enable to Output Active	0		0		0		ns
9	$t_{GHQZ}^i$	$t_{OHZ}$	Output Disable to Output Inactive		13		15		20	ns
10	$t_{ELICCH}^f$	$t_{PA}$	Chip Enable to Power Active	0		0		0		ns
11	$t_{EHICCL}^f$	$t_{PS}$	Chip Disable to Power Standby		35		45		55	ns

Note g:  $\overline{W}$  and HSB must be high during SRAM READ cycles.

Note h: I/O state assumes  $\overline{E}$  and  $\overline{G} \leq V_{IL}$  and  $\overline{W} \geq V_{IH}$ ; device is continuously selected.

Note i: Measured  $\pm 200mV$  from steady state output voltage.

SRAM READ CYCLE #1: Address Controlled<sup>g, h</sup>SRAM READ CYCLE #2:  $\overline{E}$  Controlled<sup>g</sup>

## SRAM WRITE CYCLES #1 &amp; #2



$$(V_{CC} = 3.0V-3.6V)^e$$

NO.	SYMBOLS			PARAMETER	STK14C88-3-35		STK14C88-3-45		STK14C88-3-55		UNITS
	#1	#2	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	
12	$t_{AVAV}$	$t_{AVAV}$	$t_{WC}$	Write Cycle Time	35		45		55		ns
13	$t_{WLWH}$	$t_{WLEH}$	$t_{WP}$	Write Pulse Width	25		30		40		ns
14	$t_{ELWH}$	$t_{ELEH}$	$t_{CW}$	Chip Enable to End of Write	25		30		40		ns
15	$t_{DVWH}$	$t_{DVEH}$	$t_{DW}$	Data Set-up to End of Write	12		15		25		ns
16	$t_{WHDX}$	$t_{EHDX}$	$t_{DH}$	Data Hold after End of Write	0		0		0		ns
17	$t_{AVWH}$	$t_{AVEH}$	$t_{AW}$	Address Set-up to End of Write	25		30		40		ns
18	$t_{AVWL}$	$t_{AVEL}$	$t_{AS}$	Address Set-up to Start of Write	0		0		0		ns
19	$t_{WHAX}$	$t_{EHAX}$	$t_{WR}$	Address Hold after End of Write	0		0		0		ns
20	$t_{WLQZ}^{i,j}$		$t_{WZ}$	Write Enable to Output Disable		13		15		20	ns
21	$t_{WHQX}$		$t_{OW}$	Output Active after End of Write	5		5		5		ns

Note j: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state.

Note k:  $\overline{E}$  or  $\overline{W}$  must be  $\geq V_{IH}$  during address transitions.

Note l: HSB must be high during SRAM WRITE cycles.

SRAM WRITE CYCLE #1:  $\overline{W}$  Controlled<sup>k, l</sup>SRAM WRITE CYCLE #2:  $\overline{E}$  Controlled<sup>k, l</sup>

## HARDWARE MODE SELECTION

$\overline{E}$	$\overline{W}$	$\overline{HSB}$	A <sub>13</sub> - A <sub>0</sub> (hex)	MODE	I/O	POWER	NOTES
H	X	H	X	Not Selected	Output High Z	Standby	
L	H	H	X	Read SRAM	Output Data	Active	t
L	L	H	X	Write SRAM	Input Data	Active	
X	X	L	X	Nonvolatile <i>STORE</i>	Output High Z	I <sub>CC2</sub>	m

Note m:  $\overline{HSB}$  *STORE* operation occurs only if an SRAM WRITE has been done since the last nonvolatile cycle. After the *STORE* (if any) completes, the part will go into standby mode, inhibiting all operations until  $\overline{HSB}$  rises.

## HARDWARE STORE CYCLE


(V<sub>CC</sub> = 3.0V-3.6V)<sup>e</sup>

NO.	SYMBOLS		PARAMETER	STK14C88-3		UNITS	NOTES
	Standard	Alternate		MIN	MAX		
22	t <sub>STORE</sub>	t <sub>HLHZ</sub>	<i>STORE</i> Cycle Duration		10	ms	i, n
23	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	Time Allowed to Complete SRAM Cycle	1		μs	i, n
24	t <sub>RECOVER</sub>	t <sub>HHQX</sub>	Hardware <i>STORE</i> High to Inhibit Off		700	ns	n, o
25	t <sub>HLHX</sub>		Hardware <i>STORE</i> Pulse Width	15		ns	
26	t <sub>HLBL</sub>		Hardware <i>STORE</i> Low to <i>STORE</i> Busy		300	ns	

Note n:  $\overline{E}$  and  $\overline{G}$  low and  $\overline{W}$  high for output behavior.

Note o: t<sub>RECOVER</sub> is only applicable after t<sub>STORE</sub> is complete.

## HARDWARE STORE CYCLE



AutoStore™/POWER-UP RECALL


(V<sub>CC</sub> = 3.0V-3.6V)<sup>e</sup>

NO.	SYMBOLS		PARAMETER	STK14C88-3		UNITS	NOTES
	Standard	Alternate		MIN	MAX		
27	t <sub>RESTORE</sub>		Power-up <i>RECALL</i> Duration		550	μs	p
28	t <sub>STORE</sub>	t <sub>HLHZ</sub>	<i>STORE</i> Cycle Duration		10	ms	n, q
29	t <sub>VSBL</sub>		Low Voltage Trigger (V <sub>SWITCH</sub> ) to $\overline{\text{HSB}}$ Low		300	ns	l
30	t <sub>DELAY</sub>	t <sub>BLQZ</sub>	Time Allowed to Complete SRAM Cycle	1		μs	n
31	V <sub>SWITCH</sub>		Low Voltage Trigger Level	2.7	2.95	V	
32	V <sub>RESET</sub>		Low Voltage Reset Level		2.4	V	

Note p: t<sub>RESTORE</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.

Note q:  $\overline{\text{HSB}}$  is asserted low for 1μs when V<sub>CAP</sub> drops through V<sub>SWITCH</sub>. If an SRAM WRITE has not taken place since the last nonvolatile cycle,  $\overline{\text{HSB}}$  will be released and no *STORE* will take place.

AutoStore™/POWER-UP RECALL



SOFTWARE *STORE/RECALL* MODE SELECTION

$\overline{E}$	$\overline{W}$	A <sub>13</sub> - A <sub>0</sub> (hex)	MODE	I/O	POWER	NOTES
L	H	0E38 31C7 03E0 3C1F 303F 0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>STORE</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	Active     $I_{CC2}$	r, s, t
L	H	0E38 31C7 03E0 3C1F 303F 0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>RECALL</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	Active      	r, s, t

SOFTWARE-CONTROLLED *STORE/RECALL* CYCLE<sup>v</sup> $(V_{CC} = 3.0V-3.6V)^e$ 

NO.	SYMBOLS		PARAMETER	STK14C88-3-25		STK14C88-3-35		STK14C88-3-45		UNITS	NOTES
	Standard	Alternate		MIN	MAX	MIN	MAX	MIN	MAX		
33	$t_{AVAV}$	$t_{RC}$	<i>STORE/RECALL</i> Initiation Cycle Time	35		45		55		ns	n
34	$t_{AVEL}$	$t_{AS}$	Address Set-up Time	0		0		0		ns	u
35	$t_{ELEH}$	$t_{CW}$	Clock Pulse Width	25		30		45		ns	u
36	$t_{ELAX}$		Address Hold Time	20		20		20		ns	u
37	$t_{RECALL}$		<i>RECALL</i> Duration		20		20		20	$\mu s$	


Note r: The six consecutive addresses must be in the order listed.  $\overline{W}$  must be high during all six consecutive cycles to enable a nonvolatile cycle.

Note s: While there are 15 addresses on the STK14C88-3, only the lower 14 are used to control software modes.

Note t: I/O state assumes  $\overline{G} \leq V_{IL}$ . Activation of nonvolatile cycles does not depend on state of  $\overline{G}$ .

Note u: The software sequence is clocked with  $\overline{E}$  controlled READs.

Note v: The six consecutive addresses must be in the order listed in the Hardware Mode Selection Table: (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) for a *STORE* cycle or (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) for a *RECALL* cycle.  $\overline{W}$  must be high during all six consecutive cycles.

SOFTWARE *STORE/RECALL* CYCLE:  $\overline{E}$  CONTROLLED<sup>v</sup>

## DEVICE OPERATION

The STK14C88-3 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to nonvolatile elements (the *STORE* operation) or from nonvolatile elements to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

### NOISE CONSIDERATIONS

The STK14C88-3 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately  $0.1\mu\text{F}$  connected between  $V_{\text{CAP}}$  and  $V_{\text{SS}}$ , using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

### SRAM READ

The STK14C88-3 performs a READ cycle whenever  $\bar{E}$  and  $\bar{G}$  are low and  $\bar{W}$  and  $\text{HSB}$  are high. The address specified on pins  $A_{0-14}$  determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{\text{AVQV}}$  (READ cycle #1). If the READ is initiated by  $\bar{E}$  or  $\bar{G}$ , the outputs will be valid at  $t_{\text{ELQV}}$  or at  $t_{\text{GLQV}}$ , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the  $t_{\text{AVQV}}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\bar{E}$  or  $\bar{G}$  is brought high, or  $\bar{W}$  or  $\text{HSB}$  is brought low.

### SRAM WRITE

A WRITE cycle is performed whenever  $\bar{E}$  and  $\bar{W}$  are low and  $\text{HSB}$  is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\bar{E}$  or  $\bar{W}$  goes high at the end of the cycle. The data on the common I/O pins  $DQ_{0-7}$  will be written into the memory if it is valid  $t_{\text{DVWH}}$  before the end of a  $\bar{W}$  controlled WRITE or  $t_{\text{DVEH}}$  before the end of an  $\bar{E}$  controlled WRITE.

It is recommended that  $\bar{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\bar{G}$  is left low, internal circuitry will turn off the output buffers  $t_{\text{WLQZ}}$  after  $\bar{W}$  goes low.

### POWER-UP RECALL

During power up, or after any low-power condition ( $V_{\text{CAP}} < V_{\text{RESET}}$ ), an internal *RECALL* request will be latched. When  $V_{\text{CAP}}$  once again exceeds the sense voltage of  $V_{\text{SWITCH}}$ , a *RECALL* cycle will automatically be initiated and will take  $t_{\text{RESTORE}}$  to complete.

If the STK14C88-3 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K  $\Omega$  resistor should be connected either between  $\bar{W}$  and system  $V_{\text{CC}}$  or between  $\bar{E}$  and system  $V_{\text{CC}}$ .

### SOFTWARE NONVOLATILE STORE

The STK14C88-3 software *STORE* cycle is initiated by executing sequential  $\bar{E}$  controlled READ cycles from six specific address locations. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

- |                 |            |                             |
|-----------------|------------|-----------------------------|
| 1. Read address | 0E38 (hex) | Valid READ                  |
| 2. Read address | 31C7 (hex) | Valid READ                  |
| 3. Read address | 03E0 (hex) | Valid READ                  |
| 4. Read address | 3C1F (hex) | Valid READ                  |
| 5. Read address | 303F (hex) | Valid READ                  |
| 6. Read address | 0FC0 (hex) | Initiate <i>STORE</i> cycle |

The software sequence must be clocked with  $\bar{E}$  controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\bar{G}$  be low for the sequence to be valid. After the  $t_{\text{STORE}}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.



## SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of  $\overline{E}$  controlled READ operations must be performed:

- |                 |            |                              |
|-----------------|------------|------------------------------|
| 1. Read address | 0E38 (hex) | Valid READ                   |
| 2. Read address | 31C7 (hex) | Valid READ                   |
| 3. Read address | 03E0 (hex) | Valid READ                   |
| 4. Read address | 3C1F (hex) | Valid READ                   |
| 5. Read address | 303F (hex) | Valid READ                   |
| 6. Read address | 0C63 (hex) | Initiate <i>RECALL</i> cycle |

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{\text{RECALL}}$  cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

## AutoStore™ OPERATION

During normal *AutoStore*™ operation, the STK14C88-3 will draw current from  $V_{\text{CCX}}$  to charge a capacitor connected to the  $V_{\text{CAP}}$  pin. This stored charge will be used by the chip to perform a single *STORE* operation. After power up, when the voltage on the  $V_{\text{CAP}}$  pin drops below  $V_{\text{SWITCH}}$ , the part will automatically disconnect the  $V_{\text{CAP}}$  pin from  $V_{\text{CCX}}$  and initiate a *STORE* operation.

Figure 2 shows the proper connection of capacitors for automatic store operation. A charge storage capacitor having a capacity of between 68 $\mu\text{F}$  and 220 $\mu\text{F}$  ( $\pm 20\%$ ) rated at 4.7V should be provided.

In order to prevent unneeded *STORE* operations, automatic *STORE*s as well as those initiated by externally driving  $\overline{\text{HSB}}$  low, will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software-initiated *STORE* cycles are performed regardless of whether a WRITE operation has taken place. An optional pull-up resistor is shown connected to  $\overline{\text{HSB}}$ . This can be used to signal the system that the *AutoStore*™ cycle is in progress.




Figure 2: *AutoStore*™ Mode  
\*If  $\overline{\text{HSB}}$  is not used, it should be left unconnected.

If the power supply drops faster than 20  $\mu\text{s/volt}$  before  $V_{\text{CCX}}$  reaches  $V_{\text{SWITCH}}$ , then a 1 ohm resistor should be inserted between  $V_{\text{CCX}}$  and the system supply to avoid a momentary excess of current between  $V_{\text{CCX}}$  and  $V_{\text{cap}}$ .

## HSB OPERATION

The STK14C88-3 provides the  $\overline{\text{HSB}}$  pin for controlling and acknowledging the *STORE* operations. The  $\overline{\text{HSB}}$  pin can be used to request a hardware *STORE* cycle. When the  $\overline{\text{HSB}}$  pin is driven low, the STK14C88-3 will conditionally initiate a *STORE* operation after  $t_{\text{DELAY}}$ ; an actual *STORE* cycle will only begin if a WRITE to the SRAM took place since the last *STORE* or *RECALL* cycle. The  $\overline{\text{HSB}}$  pin also acts as an open drain driver that is internally driven low to indicate a busy condition while the *STORE* (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when  $\overline{\text{HSB}}$  is driven low by any means are given time to complete before the *STORE* operation is initiated. After  $\overline{\text{HSB}}$  goes low, the STK14C88-3 will continue SRAM operations for  $t_{\text{DELAY}}$ . During  $t_{\text{DELAY}}$ , multiple SRAM READ operations may take place. If a WRITE is in progress when  $\overline{\text{HSB}}$  is pulled low it will be allowed a time,  $t_{\text{DELAY}}$ , to complete. However, any SRAM WRITE cycles requested after  $\overline{\text{HSB}}$  goes low will be inhibited until  $\overline{\text{HSB}}$  returns high.

The  $\overline{\text{HSB}}$  pin can be used to synchronize multiple STK14C88-3s while using a single larger capacitor.

To operate in this mode the  $\overline{\text{HSB}}$  pin should be connected together to the HSB pins from the other STK14C88-3s. An external pull-up resistor to + 3.3V is required since HSB acts as an open drain pull down. The  $V_{\text{CAP}}$  pins from the other STK14C88-3 parts can be tied together and share a single capacitor. The capacitor size must be scaled by the number of devices connected to it. When any one of the STK14C88-3s detects a power loss and asserts HSB, the common HSB pin will cause all parts to request a *STORE* cycle (a *STORE* will take place in those STK14C88-3s that have been written since the last nonvolatile cycle).

During any *STORE* operation, regardless of how it was initiated, the STK14C88-3 will continue to drive the HSB pin low, releasing it only when the *STORE* is complete. Upon completion of the *STORE* operation the STK14C88-3 will remain disabled until the  $\overline{\text{HSB}}$  pin returns high.

If  $\overline{\text{HSB}}$  is not used, it should be left unconnected.

## HARDWARE PROTECT

The STK14C88-3 offers hardware protection against inadvertent *STORE* operation and SRAM WRITES during low-voltage conditions. When  $V_{\text{CAP}} < V_{\text{SWITCH}}$ , all externally initiated *STORE* operations and SRAM WRITES will be inhibited.

## LOW AVERAGE ACTIVE POWER

The STK14C88-3 draws significantly less current when it is cycled at times longer than 55ns. Figure 3 shows the relationship between  $I_{\text{CC}}$  and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range,  $V_{\text{CC}} = 3.6\text{V}$ , 100% duty cycle on chip enable). Figure 4 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14C88-3 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the  $V_{\text{CC}}$  level; and 7) I/O loading.




Figure 3:  $I_{\text{CC}}$  (max) Reads




Figure 4:  $I_{\text{CC}}$  (max) Writes

## ORDERING INFORMATION

**STK14C88-3 N F 45 I**

### Temperature Range

Blank = Commercial (0 to 70°C)

I = Industrial (-40 to 85°C)

### Access Time

35 = 35ns

45 = 45ns

55 = 55ns

### Lead Finish

Blank = 85%Sn/15%Pb

F = 100% Sn (Matte Tin)

### Package

N = Plastic 32-pin 300 mil SOIC

W = Plastic 32-pin 600 mil DIP

R = Plastic 48-pin 300 mil SSOP

## Document Revision History

Revision	Date	Summary
0.0	January 2003	Added 35 nsec device; added HSB operation; current limiting resistor added to Vccx for extreme power-off slew rate
0.1	February 2003	Added 48 SSOP package
0.2	September 2003	Added lead-free lead finish
0.3	November 2003	Modified pin assignments on 48 SSOP package

