


- 2-V to 5.5-V  $V_{CC}$  Operation
- Typical  $V_{OLP}$  (Output Ground Bounce)  
<0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ C$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot)  
>2.3 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ C$
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## description


The 'LV174A devices are hex D-type flip-flops designed for 2-V to 5.5-V  $V_{CC}$  operation.

These devices are monolithic positive-edge-triggered flip-flops with a direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of the clock pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

SN54LV174A . . . J OR W PACKAGE  
SN74LV174A . . . D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)



SN54LV174A . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

## ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SOIC – D	Tube	SN74LV174AD	LV174A
		Tape and reel	SN74LV174ADR	
	SOP – NS	Tape and reel	SN74LV174ANSR	74LV174A
	SSOP – DB	Tape and reel	SN74LV174ADBR	LV174A
	TSSOP – PW	Tape and reel	SN74LV174APWR	LV174A
	TVSOP – DGV	Tape and reel	SN74LV174ADGVR	LV174A
-55°C to 125°C	CDIP – J	Tube	SNJ54LV174AJ	SNJ54LV174AJ
	CFP – W	Tube	SNJ54LV174AW	SNJ54LV174AW
	LCCC - FK	Tube	SNJ54LV174AFK	SNJ54LV174AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


# SN54LV174A, SN74LV174A HEX D-TYPE FLIP-FLOPS WITH CLEAR

SCLS401D – APRIL 1998 – REVISED JANUARY 2001

FUNCTION TABLE


INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q <sub>0</sub>

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

1. The input and output voltage ratings may be exceeded if the input and output current is exceeded.
2. This value is limited to 5.5 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN54LV174A, SN74LV174A  
HEX D-TYPE FLIP-FLOPS  
WITH CLEAR**

SCLS401D – APRIL 1998 – REVISED JANUARY 2001

**recommended operating conditions (see Note 4)**

		SN54LV174A			SN74LV174A			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>CC</sub>	Supply voltage	2	5.5		2	5.5		V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		1.5			V
		V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V <sub>CC</sub> × 0.7			
		V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V <sub>CC</sub> × 0.7			
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		V <sub>CC</sub> × 0.7			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5		0.5			V
		V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.3		V <sub>CC</sub> × 0.3			
		V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.3		V <sub>CC</sub> × 0.3			
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.3		V <sub>CC</sub> × 0.3			
V <sub>I</sub>	Input voltage	0	5.5		0	5.5		V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	−50		−50			μA
		V <sub>CC</sub> = 2.3 V to 2.7 V	−2		−2			mA
		V <sub>CC</sub> = 3 V to 3.6 V	−6		−6			
		V <sub>CC</sub> = 4.5 V to 5.5 V	−12		−12			
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50		50			μA
		V <sub>CC</sub> = 2.3 V to 2.7 V	2		2			mA
		V <sub>CC</sub> = 3 V to 3.6 V	6		6			
		V <sub>CC</sub> = 4.5 V to 5.5 V	12		12			
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 2.3 V to 2.7 V	0	200	0	200		ns/V
		V <sub>CC</sub> = 3 V to 3.6 V	0	100	0	100		
		V <sub>CC</sub> = 4.5 V to 5.5 V	0	20	0	20		
T <sub>A</sub>	Operating free-air temperature	−55	125		−40	85		°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	SN54LV174A			SN74LV174A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = −50 μA	2 V to 5.5 V	V <sub>CC</sub> − 0.1			V <sub>CC</sub> − 0.1			V
	I <sub>OH</sub> = −2 mA	2.3 V	2			2			
	I <sub>OH</sub> = −6 mA	3 V	2.48			2.48			
	I <sub>OH</sub> = −12 mA	4.5 V	3.8			3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		0.1			0.1		V
	I <sub>OL</sub> = 2 mA	2.3 V		0.4			0.4		
	I <sub>OL</sub> = 6 mA	3 V		0.44			0.44		
	I <sub>OL</sub> = 12 mA	4.5 V		0.55			0.55		
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V		±1			±1		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		20			20		μA
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	0		5			5		μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		1.7			1.7		pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

timing requirements over recommended operating free-air temperature range,  $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$			SN54LV174A		SN74LV174A		UNIT
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_W$	Pulse duration	CLR low	6		6.5		6.5		ns
		CLK high or low	7		7		7		
$t_{SU}$	Setup time before CLK↑	Data	8.5		9.5		9.5		ns
		CLR inactive	4		4		4		
$t_H$	Hold time, data after CLK↑		-0.5		0		0		ns

timing requirements over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$			SN54LV174A		SN74LV174A		UNIT
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_W$	Pulse duration	CLR low	5		5		5		ns
		CLK high or low	5		5		5		
$t_{SU}$	Setup time before CLK↑	Data	5		6		6		ns
		CLR inactive	3		3		3		
$t_H$	Hold time, data after CLK↑		0		0		0		ns

timing requirements over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

		$T_A = 25^\circ\text{C}$			SN54LV174A		SN74LV174A		UNIT
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_W$	Pulse duration	CLR low	5		5		5		ns
		CLK high or low	5		5		5		
$t_{SU}$	Setup time before CLK↑	Data	4.5		4.5		4.5		ns
		CLR inactive	2.5		2.5		2.5		
$t_H$	Hold time, data after CLK↑		0.5		0.5		0.5		ns

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV174A		SN74LV174A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			$C_L = 15 \text{ pF}$	55*	115*		50*		50		MHz
				45	90		40		40		
$t_{pd}$	CLR	Q	$C_L = 15 \text{ pF}$	6.3*	17.3*		1*	19.5*	1	19.5	ns
				8.4*	17.1*		1*	19*	1	19	
$t_{pd}$	CLK	Q	$C_L = 50 \text{ pF}$	8.2	21.9		1	23.5	1	23.5	ns
				10.8	20.6		1	23	1	23	
$t_{sk(0)}$							2			2	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

# SN54LV174A, SN74LV174A

## HEX D-TYPE FLIP-FLOPS

### WITH CLEAR

SCLS401D – APRIL 1998 – REVISED JANUARY 2001

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	TA = 25°C			SN54LV174A		SN74LV174A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			C <sub>L</sub> = 15 pF	95*	170*		80*		80		MHz
			C <sub>L</sub> = 50 pF	55	130		50		50		
t <sub>pd</sub>	CLR	Q	C <sub>L</sub> = 15 pF		4.5*	11.4*	1*	13.5*	1	13.5	ns
	CLK				5.8*	11*	1*	13*	1	13	
t <sub>pd</sub>	CLR	Q	C <sub>L</sub> = 50 pF		6	14.9	1	17	1	17	ns
	CLK				7.5	14.5	1	16.5	1	16.5	
t <sub>sk(o)</sub>						1.5				1.5	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	TA = 25°C			SN54LV174A		SN74LV174A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			C <sub>L</sub> = 15 pF	130*	240*		110*		110		MHz
			C <sub>L</sub> = 50 pF	90	180		80		80		
t <sub>pd</sub>	CLR	Q	C <sub>L</sub> = 15 pF		3*	7.6*	1*	9*	1	9	ns
	CLK				4.1*	7.2*	1*	8.5*	1	8.5	
t <sub>pd</sub>	CLR	Q	C <sub>L</sub> = 50 pF		4.2	9.6	1	11	1	11	ns
	CLK				5.5	9.2	1	10.5	1	10.5	
t <sub>sk(o)</sub>						1				1	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics,  $V_{CC} = 3.3 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)

PARAMETER	SN74LV174A			UNIT
	MIN	TYP	MAX	
V <sub>OL(P)</sub> Quiet output, maximum dynamic V <sub>OL</sub>		0.34	0.8	V
V <sub>OL(V)</sub> Quiet output, minimum dynamic V <sub>OL</sub>		-0.3	-0.8	V
V <sub>OH(V)</sub> Quiet output, minimum dynamic V <sub>OH</sub>		3.02		V
V <sub>IH(D)</sub> High-level dynamic input voltage		2.31		V
V <sub>IL(D)</sub> Low-level dynamic input voltage		0.99		V

NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics,  $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 10 MHz	3.3 V	14	pF
		5 V	15.1	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR  
TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR  
3-STATE AND OPEN-DRAIN OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{CC}$
$t_{PHZ}/t_{PZH}$	GND
Open Drain	$V_{CC}$




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

NOTES:


- $C_L$  includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 3 \text{ ns}$ ,  $t_f \leq 3 \text{ ns}$ .
- The outputs are measured one at a time with one input transition per measurement.
- $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## DGV (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

24 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194

## D (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN




4040047/E 09/01

NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0.15).  
 D. Falls within JEDEC MS-012

## NS (R-PDSO-G\*\*)

14-PIN SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

4040062/C 03/03

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

28 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- Falls within JEDEC MO-153

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

**Mailing Address:**

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265